About the Execution of LoLA for LeafsetExtension-PT-S64C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.888 | 1829328.00 | 2636610.00 | 5886.50 | ?????????F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614000402.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S64C4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614000402
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.3K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 12 13:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 13:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-00
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-01
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-02
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-03
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-04
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-05
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-06
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-07
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-08
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-09
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-10
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2024-11
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2023-12
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2023-13
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2023-14
FORMULA_NAME LeafsetExtension-PT-S64C4-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717071584238
FORMULA LeafsetExtension-PT-S64C4-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717073413566
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 31 LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 31 LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 31 LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/FNDP) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 40 LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 181 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 40 LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 40 LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 LeafsetExtension-PT-S64C4-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 201 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 34 LeafsetExtension-PT-S64C4-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 31 LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 31 LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 2/214 1/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 1931 m, 386 m/sec, 11834 t fired, .
[[35mlola[0m][.] 79 EF STEQ 2/3428 0/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 7/214 1/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 6751 m, 964 m/sec, 41703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 12/214 2/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 12003 m, 1050 m/sec, 74237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 17/214 2/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 16439 m, 887 m/sec, 106951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 22/214 2/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 21609 m, 1034 m/sec, 138893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 27/214 3/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 26733 m, 1024 m/sec, 170640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 32/214 3/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 31493 m, 952 m/sec, 202566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 37/214 4/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 36130 m, 927 m/sec, 233988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 42/214 4/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 41098 m, 993 m/sec, 264796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 47/214 5/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 46072 m, 994 m/sec, 295614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 52/214 5/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 50418 m, 869 m/sec, 327678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 57/214 5/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 55706 m, 1057 m/sec, 360456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 62/214 6/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 60919 m, 1042 m/sec, 392712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 67/214 6/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 65525 m, 921 m/sec, 425762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 72/214 7/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 71754 m, 1245 m/sec, 464131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 77/214 8/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 81538 m, 1956 m/sec, 527309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 82/214 9/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 88980 m, 1488 m/sec, 574399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 87/214 9/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 96809 m, 1565 m/sec, 624665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 92/214 10/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 102391 m, 1116 m/sec, 662100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 97/214 11/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 108441 m, 1210 m/sec, 698635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 102/214 11/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 114050 m, 1121 m/sec, 736136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 107/214 12/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 119476 m, 1085 m/sec, 770478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 112/214 12/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 125255 m, 1155 m/sec, 805410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 117/214 13/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 129717 m, 892 m/sec, 834865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 122/214 13/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 135512 m, 1159 m/sec, 873178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 127/214 14/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 141102 m, 1118 m/sec, 907823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 133/214 14/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 148614 m, 1502 m/sec, 959461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 18 LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 139/214 15/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 161064 m, 2490 m/sec, 1036935 t fired, .
[[35mlola[0m][.] 87 EF STEQ 4/3293 0/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 144/214 17/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 175801 m, 2947 m/sec, 1131313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 149/214 18/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 190072 m, 2854 m/sec, 1222672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 154/214 19/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 204059 m, 2797 m/sec, 1312360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 159/214 21/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 217949 m, 2778 m/sec, 1402202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 164/214 22/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 231664 m, 2743 m/sec, 1492349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 169/214 23/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 245318 m, 2730 m/sec, 1581363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 174/214 24/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 259350 m, 2806 m/sec, 1669022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 179/214 25/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 272478 m, 2625 m/sec, 1755514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 184/214 26/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 285578 m, 2620 m/sec, 1840762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 189/214 28/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 299196 m, 2723 m/sec, 1928839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 194/214 29/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 313805 m, 2921 m/sec, 2024153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 199/214 30/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 326818 m, 2602 m/sec, 2106423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 204/214 32/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 342309 m, 3098 m/sec, 2203701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 209/214 33/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 357899 m, 3118 m/sec, 2304206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 214/214 34/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 372093 m, 2838 m/sec, 2396111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 18 LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 213 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 LeafsetExtension-PT-S64C4-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 3209 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 4/213 2/5 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 14111 m, -71596 m/sec, 88047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 9/213 3/5 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 29295 m, 3036 m/sec, 186495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 14/213 4/5 LeafsetExtension-PT-S64C4-CTLFireability-2023-13 44123 m, 2965 m/sec, 283533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 LeafsetExtension-PT-S64C4-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 227 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/227 3/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 17503 m, 3500 m/sec, 52071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/227 6/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 34621 m, 3423 m/sec, 104032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/227 9/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 51694 m, 3414 m/sec, 155280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/227 12/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 68658 m, 3392 m/sec, 206361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/227 15/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 85556 m, 3379 m/sec, 257167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/227 17/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 102348 m, 3358 m/sec, 307916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 35/227 20/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 119365 m, 3403 m/sec, 358292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 40/227 23/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 134099 m, 2946 m/sec, 409106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 45/227 25/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 147293 m, 2638 m/sec, 460317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 50/227 27/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 163886 m, 3318 m/sec, 510333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 55/227 30/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 180335 m, 3289 m/sec, 560355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 60/227 33/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 196819 m, 3296 m/sec, 609991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 65/227 35/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 213276 m, 3291 m/sec, 659431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 70/227 38/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 229738 m, 3292 m/sec, 708766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 75/227 41/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 246156 m, 3283 m/sec, 758344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 80/227 43/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 262529 m, 3274 m/sec, 807355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 85/227 46/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 277561 m, 3006 m/sec, 857105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 90/227 48/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 290231 m, 2534 m/sec, 907034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 95/227 50/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 305809 m, 3115 m/sec, 955265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 100/227 53/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 321536 m, 3145 m/sec, 1002673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 105/227 55/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 337174 m, 3127 m/sec, 1050049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 110/227 57/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 352845 m, 3134 m/sec, 1096891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 115/227 60/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 368467 m, 3124 m/sec, 1144003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 120/227 62/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 384450 m, 3196 m/sec, 1192271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 125/227 65/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 400712 m, 3252 m/sec, 1240978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 130/227 67/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 416959 m, 3249 m/sec, 1290756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 135/227 69/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 430576 m, 2723 m/sec, 1340798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 140/227 72/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 445009 m, 2886 m/sec, 1391862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 145/227 75/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 462588 m, 3515 m/sec, 1444517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 150/227 77/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 479615 m, 3405 m/sec, 1496737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 155/227 80/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 497213 m, 3519 m/sec, 1549365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 160/227 83/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 514609 m, 3479 m/sec, 1601607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 165/227 86/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 531839 m, 3446 m/sec, 1653465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 170/227 89/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 548820 m, 3396 m/sec, 1704372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 175/227 92/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 565115 m, 3259 m/sec, 1755664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 180/227 94/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 578668 m, 2710 m/sec, 1807323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 185/227 97/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 594766 m, 3219 m/sec, 1859207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 190/227 100/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 612262 m, 3499 m/sec, 1911030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 195/227 103/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 629959 m, 3539 m/sec, 1962519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 200/227 106/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 647666 m, 3541 m/sec, 2013767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 205/227 109/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 664820 m, 3430 m/sec, 2064871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 210/227 112/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 682167 m, 3469 m/sec, 2116812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 215/227 115/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 699484 m, 3463 m/sec, 2168564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 220/227 118/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 714648 m, 3032 m/sec, 2220751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 225/227 120/2000 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 727450 m, 2560 m/sec, 2273143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 LeafsetExtension-PT-S64C4-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 227 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 LeafsetExtension-PT-S64C4-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 2959 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 69
[[35mlola[0m][I] fired transitions : 148
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 4/227 3/5 LeafsetExtension-PT-S64C4-CTLFireability-2023-15 14113 m, -142667 m/sec, 41865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 40 LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 245 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LeafsetExtension-PT-S64C4-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 268 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/268 2/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 11060 m, 2212 m/sec, 54753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/268 4/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 21951 m, 2178 m/sec, 109259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/268 6/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 32665 m, 2142 m/sec, 163369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 20/268 8/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 43493 m, 2165 m/sec, 217695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 25/268 9/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 54373 m, 2176 m/sec, 272131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 30/268 11/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 65218 m, 2169 m/sec, 326275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 35/268 13/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 76032 m, 2162 m/sec, 380343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 40/268 15/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 86821 m, 2157 m/sec, 434308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 45/268 17/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 97535 m, 2142 m/sec, 488227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 50/268 18/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 108180 m, 2129 m/sec, 541422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 55/268 20/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 118974 m, 2158 m/sec, 595018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 60/268 22/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 129015 m, 2008 m/sec, 648344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 65/268 23/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 138297 m, 1856 m/sec, 701681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 70/268 25/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 147481 m, 1836 m/sec, 755604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 75/268 27/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 158132 m, 2130 m/sec, 808992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 80/268 28/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 168735 m, 2120 m/sec, 862162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 85/268 30/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 179226 m, 2098 m/sec, 915321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 90/268 32/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 189747 m, 2104 m/sec, 968044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 95/268 33/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 200206 m, 2091 m/sec, 1020398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 100/268 35/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 210722 m, 2103 m/sec, 1073006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 105/268 37/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 221270 m, 2109 m/sec, 1125735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 110/268 38/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 231781 m, 2102 m/sec, 1178390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 115/268 40/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 242412 m, 2126 m/sec, 1231683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 120/268 42/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 252784 m, 2074 m/sec, 1283792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 125/268 44/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 263371 m, 2117 m/sec, 1336277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 130/268 45/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 273415 m, 2008 m/sec, 1388929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 135/268 47/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 282573 m, 1831 m/sec, 1441249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 140/268 48/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 291294 m, 1744 m/sec, 1493999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 145/268 50/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 301594 m, 2060 m/sec, 1545597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 150/268 51/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 311887 m, 2058 m/sec, 1597276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 155/268 53/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 322074 m, 2037 m/sec, 1648269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 160/268 54/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 332106 m, 2006 m/sec, 1698794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 165/268 56/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 342236 m, 2026 m/sec, 1749265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 170/268 57/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 352244 m, 2001 m/sec, 1799263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 175/268 59/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 362214 m, 1994 m/sec, 1849183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 180/268 60/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 372317 m, 2020 m/sec, 1899601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 185/268 62/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 382359 m, 2008 m/sec, 1950168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 190/268 64/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 392463 m, 2020 m/sec, 2000701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 195/268 65/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 402446 m, 1996 m/sec, 2050500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 200/268 67/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 412760 m, 2062 m/sec, 2101259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 205/268 68/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 421988 m, 1845 m/sec, 2152182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 210/268 69/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 430823 m, 1767 m/sec, 2203223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 215/268 71/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 439666 m, 1768 m/sec, 2254709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 220/268 73/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 450338 m, 2134 m/sec, 2308216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 225/268 74/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 461015 m, 2135 m/sec, 2361654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 230/268 76/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 471583 m, 2113 m/sec, 2415066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 235/268 78/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 482204 m, 2124 m/sec, 2468341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 240/268 80/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 492837 m, 2126 m/sec, 2521553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 245/268 81/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 503490 m, 2130 m/sec, 2574694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 250/268 83/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 514075 m, 2117 m/sec, 2627655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 255/268 85/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 524649 m, 2114 m/sec, 2680487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 260/268 87/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 535189 m, 2108 m/sec, 2733614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 265/268 88/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 545723 m, 2106 m/sec, 2786251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 LeafsetExtension-PT-S64C4-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LeafsetExtension-PT-S64C4-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2679 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 131
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 4/267 2/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 9413 m, -107262 m/sec, 46294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 9/267 4/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-11 20091 m, 2135 m/sec, 100070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LeafsetExtension-PT-S64C4-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 5/296 3/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 14682 m, 2936 m/sec, 51554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 10/296 5/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 29306 m, 2924 m/sec, 103198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 15/296 8/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 43797 m, 2898 m/sec, 154552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 20/296 10/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 58257 m, 2892 m/sec, 205716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 25/296 12/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 72614 m, 2871 m/sec, 256593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 30/296 15/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 87052 m, 2887 m/sec, 307455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 35/296 17/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 101468 m, 2883 m/sec, 358512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 40/296 19/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 115655 m, 2837 m/sec, 408889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 45/296 22/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 129255 m, 2720 m/sec, 459727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 50/296 24/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 140491 m, 2247 m/sec, 511075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 55/296 26/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 152162 m, 2334 m/sec, 562198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 60/296 28/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 166366 m, 2840 m/sec, 612444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 65/296 30/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 180593 m, 2845 m/sec, 662802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 70/296 32/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 194748 m, 2831 m/sec, 712868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 75/296 35/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 208800 m, 2810 m/sec, 762589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 80/296 37/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 222786 m, 2797 m/sec, 812167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 85/296 39/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 236799 m, 2802 m/sec, 861743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 90/296 42/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 250975 m, 2835 m/sec, 911906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 95/296 44/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 264862 m, 2777 m/sec, 960884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 100/296 46/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 278437 m, 2715 m/sec, 1010761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 105/296 48/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 289650 m, 2242 m/sec, 1061317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 110/296 50/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 300649 m, 2199 m/sec, 1111757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 115/296 52/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 314474 m, 2765 m/sec, 1160524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 120/296 54/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 328205 m, 2746 m/sec, 1209167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 125/296 56/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 341792 m, 2717 m/sec, 1257405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 130/296 58/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 355286 m, 2698 m/sec, 1305170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 135/296 60/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 368746 m, 2692 m/sec, 1352650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 140/296 62/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 382197 m, 2690 m/sec, 1400425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 145/296 64/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 395956 m, 2751 m/sec, 1449003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 150/296 66/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 409456 m, 2700 m/sec, 1496899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 155/296 68/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 422953 m, 2699 m/sec, 1544671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 160/296 70/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 434965 m, 2402 m/sec, 1594322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 165/296 72/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 445827 m, 2172 m/sec, 1643848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 170/296 74/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 458446 m, 2523 m/sec, 1694317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 175/296 76/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 472815 m, 2873 m/sec, 1745031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 180/296 78/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 487049 m, 2846 m/sec, 1795566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 185/296 81/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 501272 m, 2844 m/sec, 1845908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 190/296 83/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 515451 m, 2835 m/sec, 1896081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 195/296 85/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 529593 m, 2828 m/sec, 1946080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 200/296 88/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 543732 m, 2827 m/sec, 1996039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 205/296 90/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 557813 m, 2816 m/sec, 2046009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 210/296 92/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 571791 m, 2795 m/sec, 2095491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 215/296 94/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 584230 m, 2487 m/sec, 2145681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 220/296 96/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 595405 m, 2235 m/sec, 2196167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 225/296 98/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 607763 m, 2471 m/sec, 2246702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 230/296 101/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 622288 m, 2905 m/sec, 2297289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 235/296 104/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 636710 m, 2884 m/sec, 2347749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 240/296 106/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 651097 m, 2877 m/sec, 2397920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 245/296 109/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 665417 m, 2864 m/sec, 2447892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 250/296 111/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 679699 m, 2856 m/sec, 2497799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 255/296 114/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 693973 m, 2854 m/sec, 2547665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 260/296 116/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 708131 m, 2831 m/sec, 2597131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 265/296 119/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 722282 m, 2830 m/sec, 2646500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 270/296 121/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 734738 m, 2491 m/sec, 2696551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 275/296 123/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 745962 m, 2244 m/sec, 2746791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 280/296 125/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 758231 m, 2453 m/sec, 2796323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 285/296 127/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 771956 m, 2745 m/sec, 2844849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 290/296 130/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 785667 m, 2742 m/sec, 2893445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 295/296 132/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 799310 m, 2728 m/sec, 2941714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LeafsetExtension-PT-S64C4-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2364 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 5/295 2/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 9709 m, 1941 m/sec, 38043 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 3/2364 2/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 10596 m, -157742 m/sec, 37086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 10/295 4/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 22840 m, 2626 m/sec, 90690 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 8/262 5/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-07 25115 m, 2903 m/sec, 88418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 15/295 6/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 35764 m, 2584 m/sec, 143370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 20/295 8/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 48913 m, 2629 m/sec, 195891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 25/295 11/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 62007 m, 2618 m/sec, 248283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 30/295 13/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 75029 m, 2604 m/sec, 300383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 35/295 15/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 87984 m, 2591 m/sec, 352509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 40/295 17/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 101049 m, 2613 m/sec, 404712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 45/295 19/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 113948 m, 2579 m/sec, 456351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 50/295 21/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 126455 m, 2501 m/sec, 508380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 55/295 23/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 137620 m, 2233 m/sec, 560596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 60/295 25/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 148498 m, 2175 m/sec, 612840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 65/295 27/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 161239 m, 2548 m/sec, 664063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 70/295 29/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 173932 m, 2538 m/sec, 715006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 75/295 31/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 186467 m, 2507 m/sec, 765984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 80/295 33/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 199453 m, 2597 m/sec, 817821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 85/295 35/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 212547 m, 2618 m/sec, 870105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 90/295 37/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 225590 m, 2608 m/sec, 922080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 95/295 40/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 238448 m, 2571 m/sec, 974116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 100/295 42/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 251357 m, 2581 m/sec, 1025811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 105/295 44/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 264433 m, 2615 m/sec, 1077693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 110/295 46/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 276379 m, 2389 m/sec, 1129732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 115/295 48/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 287093 m, 2142 m/sec, 1182039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 120/295 49/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 298859 m, 2353 m/sec, 1233629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 125/295 51/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 311413 m, 2510 m/sec, 1284014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 130/295 53/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 323880 m, 2493 m/sec, 1334171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 135/295 55/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 336494 m, 2522 m/sec, 1384773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 140/295 57/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 349113 m, 2523 m/sec, 1435315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 145/295 59/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 361667 m, 2510 m/sec, 1485534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 150/295 61/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 374167 m, 2500 m/sec, 1535718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 155/295 63/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 386840 m, 2534 m/sec, 1586690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 160/295 65/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 399358 m, 2503 m/sec, 1636701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 165/295 67/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 412300 m, 2588 m/sec, 1687452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 170/295 68/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 423649 m, 2269 m/sec, 1738340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 175/295 70/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 433993 m, 2068 m/sec, 1789544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 180/295 72/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 446299 m, 2461 m/sec, 1842544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 185/295 74/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 459691 m, 2678 m/sec, 1896248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 190/295 76/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 473009 m, 2663 m/sec, 1949878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 195/295 78/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 486263 m, 2650 m/sec, 2003170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 200/295 81/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 499580 m, 2663 m/sec, 2056388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 205/295 83/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 512794 m, 2642 m/sec, 2109266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 210/295 85/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 526025 m, 2646 m/sec, 2162458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 215/295 87/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 539278 m, 2650 m/sec, 2215573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 220/295 89/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 552196 m, 2583 m/sec, 2267081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 225/295 92/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 564602 m, 2481 m/sec, 2318998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 230/295 93/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 575710 m, 2221 m/sec, 2371008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 235/295 95/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 586749 m, 2207 m/sec, 2423179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 240/295 98/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 600149 m, 2680 m/sec, 2475719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 245/295 100/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 613366 m, 2643 m/sec, 2528022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 250/295 102/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 626676 m, 2662 m/sec, 2580297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 255/295 105/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 640143 m, 2693 m/sec, 2632238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 260/295 107/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 653392 m, 2649 m/sec, 2684132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 265/295 109/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 666315 m, 2584 m/sec, 2735974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 270/295 112/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 679230 m, 2583 m/sec, 2787721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 275/295 114/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 692265 m, 2607 m/sec, 2838995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 280/295 116/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 704997 m, 2546 m/sec, 2890577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 285/295 118/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 716273 m, 2255 m/sec, 2943906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 290/295 120/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 726967 m, 2138 m/sec, 2998249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 295/295 122/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 739905 m, 2587 m/sec, 3050801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S64C4-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 LeafsetExtension-PT-S64C4-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2064 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 4/294 3/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 12464 m, -145488 m/sec, 49351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 9/294 5/5 LeafsetExtension-PT-S64C4-CTLFireability-2024-06 25725 m, 2652 m/sec, 102392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 21 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S64C4-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 341 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S64C4-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S64C4-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 409 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/409 3/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 13709 m, 2741 m/sec, 48050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 10/409 5/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 27376 m, 2733 m/sec, 96420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 15/409 7/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 40953 m, 2715 m/sec, 144471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 20/409 9/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 54536 m, 2716 m/sec, 192570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 25/409 12/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 67922 m, 2677 m/sec, 239832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 30/409 14/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 81262 m, 2668 m/sec, 287150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 35/409 16/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 94659 m, 2679 m/sec, 334382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 40/409 18/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 107946 m, 2657 m/sec, 381615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 45/409 20/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 121018 m, 2614 m/sec, 427870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 50/409 22/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 132583 m, 2313 m/sec, 474963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 55/409 24/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 143106 m, 2104 m/sec, 522478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 60/409 26/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 154360 m, 2250 m/sec, 569692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 65/409 28/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 167259 m, 2579 m/sec, 615588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 70/409 30/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 180298 m, 2607 m/sec, 661743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 75/409 32/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 193200 m, 2580 m/sec, 707237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 80/409 34/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 205961 m, 2552 m/sec, 752559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 85/409 36/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 218796 m, 2567 m/sec, 797922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 90/409 38/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 231537 m, 2548 m/sec, 843080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 95/409 40/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 244445 m, 2581 m/sec, 888755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 100/409 43/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 257273 m, 2565 m/sec, 934176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 105/409 45/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 270049 m, 2555 m/sec, 979424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 110/409 47/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 282593 m, 2508 m/sec, 1029309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 115/409 49/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 293417 m, 2164 m/sec, 1078407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 120/409 50/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 304779 m, 2272 m/sec, 1126161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 125/409 52/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 317719 m, 2588 m/sec, 1172169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 130/409 54/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 330666 m, 2589 m/sec, 1217926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 135/409 56/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 343334 m, 2533 m/sec, 1262816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 140/409 58/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 355990 m, 2531 m/sec, 1307598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 145/409 60/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 368626 m, 2527 m/sec, 1352139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 150/409 62/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 381183 m, 2511 m/sec, 1396772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 155/409 64/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 393982 m, 2559 m/sec, 1442062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 160/409 66/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 406778 m, 2559 m/sec, 1487341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 165/409 68/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 419311 m, 2506 m/sec, 1531742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 170/409 70/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 431277 m, 2393 m/sec, 1577462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 175/409 71/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 441421 m, 2028 m/sec, 1624030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 180/409 73/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 451603 m, 2036 m/sec, 1670469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 185/409 75/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 465258 m, 2731 m/sec, 1718183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 190/409 77/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 478701 m, 2688 m/sec, 1765894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 195/409 79/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 492121 m, 2684 m/sec, 1813447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 200/409 81/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 505616 m, 2699 m/sec, 1861231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 205/409 84/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 519091 m, 2695 m/sec, 1908710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 210/409 86/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 532418 m, 2665 m/sec, 1956128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 215/409 88/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 545848 m, 2686 m/sec, 2003467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 220/409 90/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 559104 m, 2651 m/sec, 2050554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 225/409 92/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 572367 m, 2652 m/sec, 2097552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 230/409 94/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 584101 m, 2346 m/sec, 2145074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 235/409 96/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 594708 m, 2121 m/sec, 2192949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 240/409 98/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 606057 m, 2269 m/sec, 2240741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 245/409 101/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 619706 m, 2729 m/sec, 2288191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 250/409 103/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 633250 m, 2708 m/sec, 2335595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 255/409 105/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 645075 m, 2365 m/sec, 2376922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 261/409 106/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 650939 m, 1172 m/sec, 2397370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 266/409 106/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 652771 m, 366 m/sec, 2403753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-CTLFireability-2024-09: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-04: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-06: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 272/409 107/2000 LeafsetExtension-PT-S64C4-CTLFireability-2024-02 656461 m, 738 m/sec, 2416640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S64C4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614000402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C4.tgz
mv LeafsetExtension-PT-S64C4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;