About the Execution of LoLA for LeafsetExtension-PT-S64C2
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6696.380 | 3600000.00 | 1944656.00 | 10019.80 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614000388.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S64C2, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614000388
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 13K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 13:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Apr 12 13:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 12 13:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 12 13:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717070633262
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 LeafsetExtension-PT-S64C2-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for LeafsetExtension-PT-S64C2-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S64C2-LTLFireability-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 3/171 1/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 4238 m, 847 m/sec, 6259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 8/171 2/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 12262 m, 1604 m/sec, 18143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 43 LeafsetExtension-PT-S64C2-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 43 LeafsetExtension-PT-S64C2-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for LeafsetExtension-PT-S64C2-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for LeafsetExtension-PT-S64C2-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 13/190 2/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 19378 m, 1423 m/sec, 28846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 18/190 3/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 25607 m, 1245 m/sec, 38203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 23/190 4/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 31771 m, 1232 m/sec, 48065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 28/190 4/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 37601 m, 1166 m/sec, 57286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 33/190 5/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 43553 m, 1190 m/sec, 66794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 38/190 5/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 49532 m, 1195 m/sec, 76283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 43/190 6/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 55968 m, 1287 m/sec, 86534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 48/190 7/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 62893 m, 1385 m/sec, 97602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 53/190 7/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 68852 m, 1191 m/sec, 107030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 58/190 8/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 75146 m, 1258 m/sec, 117069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 63/190 8/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 82180 m, 1406 m/sec, 128267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 68/190 9/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 88472 m, 1258 m/sec, 138285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 73/190 9/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 94790 m, 1263 m/sec, 148364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 78/190 10/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 100901 m, 1222 m/sec, 158071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 83/190 10/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 106776 m, 1175 m/sec, 167414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 12:08:02] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 88/190 11/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 114268 m, 1498 m/sec, 179381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 93/190 12/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 127249 m, 2596 m/sec, 199984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 98/190 12/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 138880 m, 2326 m/sec, 218535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 103/190 13/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 147287 m, 1681 m/sec, 231903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 108/190 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 155710 m, 1684 m/sec, 245361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 113/190 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 163059 m, 1469 m/sec, 257030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 118/190 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 170370 m, 1462 m/sec, 268643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 123/190 16/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 177799 m, 1485 m/sec, 280462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 128/190 17/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 185433 m, 1526 m/sec, 292666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 133/190 18/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 192918 m, 1497 m/sec, 304580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 138/190 18/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 200586 m, 1533 m/sec, 316776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 143/190 19/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 208120 m, 1506 m/sec, 328743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 148/190 20/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 215594 m, 1494 m/sec, 340706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 153/190 21/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 222968 m, 1474 m/sec, 352444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 158/190 21/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 230225 m, 1451 m/sec, 363942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 163/190 22/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 238702 m, 1695 m/sec, 377462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 168/190 23/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 254542 m, 3168 m/sec, 402692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 173/190 26/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 287506 m, 6592 m/sec, 455180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 178/190 29/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 319454 m, 6389 m/sec, 505970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 183/190 32/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 350533 m, 6215 m/sec, 555476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 188/190 34/2000 LeafsetExtension-PT-S64C2-LTLFireability-02 381051 m, 6103 m/sec, 604043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 LeafsetExtension-PT-S64C2-LTLFireability-15
[[35mlola[0m][I] time limit : 190 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S64C2-LTLFireability-02
[[35mlola[0m][I] time limit : 3243 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/3243 4/5 LeafsetExtension-PT-S64C2-LTLFireability-02 38583 m, -68493 m/sec, 58866 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 5/190 1/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 18962 m, 3792 m/sec, 62391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 10/180 2/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 36243 m, 3456 m/sec, 123947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 15/190 2/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 53211 m, 3393 m/sec, 184955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 20/190 3/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 70183 m, 3394 m/sec, 245521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 25/190 3/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 88153 m, 3594 m/sec, 304750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 30/190 4/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 104389 m, 3247 m/sec, 363384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 35/190 4/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 120671 m, 3256 m/sec, 422096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 40/190 5/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 138906 m, 3647 m/sec, 483928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 45/190 5/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 156811 m, 3581 m/sec, 545860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 50/190 6/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 173681 m, 3374 m/sec, 606506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 55/190 6/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 190166 m, 3297 m/sec, 665882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 60/190 7/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 208798 m, 3726 m/sec, 727755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 65/190 7/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 225517 m, 3343 m/sec, 787057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 70/190 8/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 241816 m, 3259 m/sec, 845844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 75/190 8/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 258647 m, 3366 m/sec, 905476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 80/190 9/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 275517 m, 3374 m/sec, 961629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 85/190 9/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 290828 m, 3062 m/sec, 1017166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 90/190 10/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 306431 m, 3120 m/sec, 1073290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 95/190 10/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 321773 m, 3068 m/sec, 1123912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 100/190 11/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 335259 m, 2697 m/sec, 1173468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 105/190 11/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 349789 m, 2906 m/sec, 1221367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 110/190 12/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 362960 m, 2634 m/sec, 1269584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 115/190 12/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 376184 m, 2644 m/sec, 1317128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 120/190 12/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 389636 m, 2690 m/sec, 1362369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 125/190 13/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 401802 m, 2433 m/sec, 1407573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 130/190 13/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 415436 m, 2726 m/sec, 1452270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 135/190 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 427403 m, 2393 m/sec, 1496843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 140/190 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 440273 m, 2574 m/sec, 1539026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 145/190 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 451443 m, 2234 m/sec, 1580981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 150/190 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 463549 m, 2421 m/sec, 1620646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 155/190 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 475148 m, 2319 m/sec, 1663985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 160/190 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 492682 m, 3506 m/sec, 1723508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 165/190 16/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 505117 m, 2487 m/sec, 1767568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 170/190 16/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 516540 m, 2284 m/sec, 1807126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 175/190 17/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 532243 m, 3140 m/sec, 1861785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 180/190 17/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 549296 m, 3410 m/sec, 1923063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 185/190 18/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 566702 m, 3481 m/sec, 1985472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 LTL EXCL 190/190 18/2000 LeafsetExtension-PT-S64C2-LTLFireability-15 582333 m, 3126 m/sec, 2036671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 66 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 LeafsetExtension-PT-S64C2-LTLFireability-14
[[35mlola[0m][I] time limit : 190 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 LeafsetExtension-PT-S64C2-LTLFireability-15
[[35mlola[0m][I] time limit : 3048 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 5/190 8/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 35537 m, 7107 m/sec, 51101 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 5/3048 1/5 LeafsetExtension-PT-S64C2-LTLFireability-15 18962 m, -112674 m/sec, 62392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 10/190 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 69116 m, 6715 m/sec, 100813 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 10/179 2/5 LeafsetExtension-PT-S64C2-LTLFireability-15 36288 m, 3465 m/sec, 124111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 15/190 18/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 102811 m, 6739 m/sec, 149344 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 15/179 2/5 LeafsetExtension-PT-S64C2-LTLFireability-15 53273 m, 3397 m/sec, 185153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 20/190 21/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 131702 m, 5778 m/sec, 191637 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 20/179 3/5 LeafsetExtension-PT-S64C2-LTLFireability-15 70088 m, 3363 m/sec, 245183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 25/190 22/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 156140 m, 4887 m/sec, 227503 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 25/179 3/5 LeafsetExtension-PT-S64C2-LTLFireability-15 87873 m, 3557 m/sec, 303845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 30/190 24/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 179384 m, 4648 m/sec, 260340 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 30/179 4/5 LeafsetExtension-PT-S64C2-LTLFireability-15 103971 m, 3219 m/sec, 362012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 35/190 26/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 201341 m, 4391 m/sec, 291418 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 35/179 4/5 LeafsetExtension-PT-S64C2-LTLFireability-15 120048 m, 3215 m/sec, 420005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 40/190 28/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 219887 m, 3709 m/sec, 319077 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 40/179 5/5 LeafsetExtension-PT-S64C2-LTLFireability-15 138409 m, 3672 m/sec, 481537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 45/190 33/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 242106 m, 4443 m/sec, 353760 t fired, .
[[35mlola[0m][.] 66 LTL EXCL 45/179 5/5 LeafsetExtension-PT-S64C2-LTLFireability-15 155948 m, 3507 m/sec, 543041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 66 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 50/190 36/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 259823 m, 3543 m/sec, 382978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 55/190 40/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 277574 m, 3550 m/sec, 411402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 60/190 44/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 294444 m, 3374 m/sec, 439685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 65/190 49/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 315749 m, 4261 m/sec, 476858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 70/190 53/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 334179 m, 3686 m/sec, 510741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 75/190 56/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 349833 m, 3130 m/sec, 539876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 80/190 60/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 364681 m, 2969 m/sec, 569703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 85/190 63/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 381016 m, 3267 m/sec, 604176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 90/190 66/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 395252 m, 2847 m/sec, 637891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 95/190 69/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 405373 m, 2024 m/sec, 664686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 100/190 70/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 413857 m, 1696 m/sec, 690795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 105/190 72/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 421887 m, 1606 m/sec, 723848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 110/190 73/2000 LeafsetExtension-PT-S64C2-LTLFireability-14 425046 m, 631 m/sec, 749104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 425177
[[35mlola[0m][I] fired transitions : 752028
[[35mlola[0m][I] time used : 111
[[35mlola[0m][I] memory pages used : 73
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 LeafsetExtension-PT-S64C2-LTLFireability-13
[[35mlola[0m][I] time limit : 195 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 LeafsetExtension-PT-S64C2-LTLFireability-12
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 LeafsetExtension-PT-S64C2-LTLFireability-11
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 LeafsetExtension-PT-S64C2-LTLFireability-08
[[35mlola[0m][I] time limit : 244 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LeafsetExtension-PT-S64C2-LTLFireability-07
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 15
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 LeafsetExtension-PT-S64C2-LTLFireability-06
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 4/293 5/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 24048 m, 4809 m/sec, 48795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 9/293 10/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 49756 m, 5141 m/sec, 101145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 14/293 14/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 72546 m, 4558 m/sec, 147483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 19/293 19/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 93755 m, 4241 m/sec, 190531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 24/293 21/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 108252 m, 2899 m/sec, 222558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 29/293 25/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 127723 m, 3894 m/sec, 261581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 34/293 28/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 144162 m, 3287 m/sec, 295305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 39/293 31/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 158595 m, 2886 m/sec, 320925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 44/293 34/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 171493 m, 2579 m/sec, 347944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 49/293 36/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 184256 m, 2552 m/sec, 375626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 54/293 38/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 195761 m, 2301 m/sec, 400553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 59/293 40/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 206739 m, 2195 m/sec, 423917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 64/293 42/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 218291 m, 2310 m/sec, 449014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 69/293 44/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 229148 m, 2171 m/sec, 472740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 74/293 46/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 240499 m, 2270 m/sec, 497372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 79/293 48/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 250997 m, 2099 m/sec, 520783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 84/293 50/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 262102 m, 2221 m/sec, 545372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 89/293 51/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 271742 m, 1928 m/sec, 566858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 94/293 53/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 282011 m, 2053 m/sec, 589957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 99/293 55/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 292247 m, 2047 m/sec, 613227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 104/293 56/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 302153 m, 1981 m/sec, 636012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 109/293 58/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 312346 m, 2038 m/sec, 659846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 114/293 60/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 322931 m, 2117 m/sec, 685356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 119/293 61/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 331731 m, 1760 m/sec, 707789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 124/293 63/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 339629 m, 1579 m/sec, 731886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 129/293 64/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 348878 m, 1849 m/sec, 754609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 134/293 66/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 360419 m, 2308 m/sec, 779724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 139/293 68/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 371214 m, 2159 m/sec, 803255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 144/293 69/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 382343 m, 2225 m/sec, 827418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 149/293 71/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 392603 m, 2052 m/sec, 850312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 154/293 73/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 403334 m, 2146 m/sec, 874073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 159/293 74/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 412946 m, 1922 m/sec, 895505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 164/293 75/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 422738 m, 1958 m/sec, 917460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 169/293 77/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 432653 m, 1983 m/sec, 940007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 174/293 78/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 442331 m, 1935 m/sec, 962155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 179/293 80/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 452502 m, 2034 m/sec, 985642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 184/293 82/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 462461 m, 1991 m/sec, 1009781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 189/293 83/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 470860 m, 1679 m/sec, 1030809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 194/293 84/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 479450 m, 1718 m/sec, 1054701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 199/293 85/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 487655 m, 1641 m/sec, 1078273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 204/293 88/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 503558 m, 3180 m/sec, 1112652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 209/293 89/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 514125 m, 2113 m/sec, 1135583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 214/293 91/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 525366 m, 2248 m/sec, 1159872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 219/293 93/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 540653 m, 3057 m/sec, 1192730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 224/293 95/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 552088 m, 2287 m/sec, 1217496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 229/293 97/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 563349 m, 2252 m/sec, 1243668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 234/293 98/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 575310 m, 2392 m/sec, 1269594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 239/293 100/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 588351 m, 2608 m/sec, 1297748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 244/293 103/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 601863 m, 2702 m/sec, 1326929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 249/293 104/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 614481 m, 2523 m/sec, 1354181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 254/293 107/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 627763 m, 2656 m/sec, 1382786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 259/293 110/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 646099 m, 3667 m/sec, 1422405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 264/293 112/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 660733 m, 2926 m/sec, 1454065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 269/293 114/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 677377 m, 3328 m/sec, 1489944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 274/293 116/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 691699 m, 2864 m/sec, 1521301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 279/293 118/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 705203 m, 2700 m/sec, 1550744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 284/293 121/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 720819 m, 3123 m/sec, 1584756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 289/293 125/2000 LeafsetExtension-PT-S64C2-LTLFireability-06 739991 m, 3834 m/sec, 1626486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 LeafsetExtension-PT-S64C2-LTLFireability-05
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 LeafsetExtension-PT-S64C2-LTLFireability-06
[[35mlola[0m][I] time limit : 2643 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S64C2-LTLFireability-04
[[35mlola[0m][I] time limit : 376 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/376 6/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 28798 m, 5759 m/sec, 58418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/376 11/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 53783 m, 4997 m/sec, 109200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/376 15/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 77627 m, 4768 m/sec, 157814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/376 19/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 97459 m, 3966 m/sec, 198413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/376 23/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 114974 m, 3503 m/sec, 236164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/376 26/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 134213 m, 3847 m/sec, 275617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/376 29/2000 LeafsetExtension-PT-S64C2-LTLFireability-04 148197 m, 2796 m/sec, 303844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 159888
[[35mlola[0m][I] fired transitions : 323700
[[35mlola[0m][I] time used : 38
[[35mlola[0m][I] memory pages used : 32
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 3 LeafsetExtension-PT-S64C2-LTLFireability-01
[[35mlola[0m][I] time limit : 433 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S64C2-LTLFireability-00
[[35mlola[0m][I] time limit : 866 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 LeafsetExtension-PT-S64C2-LTLFireability-10
[[35mlola[0m][I] time limit : 1300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 LeafsetExtension-PT-S64C2-LTLFireability-03
[[35mlola[0m][I] time limit : 2600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for LeafsetExtension-PT-S64C2-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLFireability-09: CONJ false findpath[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C2"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S64C2, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614000388"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C2.tgz
mv LeafsetExtension-PT-S64C2 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;