About the Execution of LoLA for LeafsetExtension-PT-S64C2
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
4273.432 | 789997.00 | 1072698.00 | 1382.60 | FTFTFFFFTFFFTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614000387.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S64C2, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614000387
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 13K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 13:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Apr 12 13:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 12 13:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 12 13:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-00
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-01
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-02
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-03
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-04
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-05
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-06
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-07
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-08
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-09
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-10
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-11
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-12
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-13
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-14
FORMULA_NAME LeafsetExtension-PT-S64C2-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717070439269
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C2-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 790 secs. Pages in use: 77
BK_STOP 1717071229266
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 6 LeafsetExtension-PT-S64C2-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for LeafsetExtension-PT-S64C2-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 LeafsetExtension-PT-S64C2-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 LeafsetExtension-PT-S64C2-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 LeafsetExtension-PT-S64C2-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 21 LeafsetExtension-PT-S64C2-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 LeafsetExtension-PT-S64C2-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C2-LTLCardinality-02 stopped (result already fixed).
[*** LOG ERROR #0001 ***] [2024-05-30 12:01:56] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 LeafsetExtension-PT-S64C2-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for LeafsetExtension-PT-S64C2-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 44 LeafsetExtension-PT-S64C2-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for LeafsetExtension-PT-S64C2-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 LeafsetExtension-PT-S64C2-LTLCardinality-10
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3117
[[35mlola[0m][I] fired transitions : 4597
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 LeafsetExtension-PT-S64C2-LTLCardinality-14
[[35mlola[0m][I] time limit : 495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 LeafsetExtension-PT-S64C2-LTLCardinality-15
[[35mlola[0m][I] time limit : 577 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 716
[[35mlola[0m][I] fired transitions : 976
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C2-LTLCardinality-12 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 LeafsetExtension-PT-S64C2-LTLCardinality-13
[[35mlola[0m][I] time limit : 686 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 LeafsetExtension-PT-S64C2-LTLCardinality-09
[[35mlola[0m][I] time limit : 858 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 1/858 2/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 8825 m, 1765 m/sec, 17817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 6/858 8/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 36405 m, 5516 m/sec, 74046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 11/858 12/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 59649 m, 4648 m/sec, 121177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 16/858 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 83479 m, 4766 m/sec, 169767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 21/858 20/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 101973 m, 3698 m/sec, 208046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 26/858 24/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 119677 m, 3540 m/sec, 245932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 31/858 27/2000 LeafsetExtension-PT-S64C2-LTLCardinality-09 138821 m, 3828 m/sec, 284786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 152415
[[35mlola[0m][I] fired transitions : 310255
[[35mlola[0m][I] time used : 36
[[35mlola[0m][I] memory pages used : 30
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 LeafsetExtension-PT-S64C2-LTLCardinality-04
[[35mlola[0m][I] time limit : 1132 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 0/1132 1/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 4609 m, 921 m/sec, 8707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/1132 4/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 33572 m, 5792 m/sec, 67892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/1132 7/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 62467 m, 5779 m/sec, 126931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/1132 10/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 89435 m, 5393 m/sec, 181479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/1132 12/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 113334 m, 4779 m/sec, 230196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/1132 14/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 136707 m, 4674 m/sec, 277925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/1132 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 163217 m, 5302 m/sec, 331820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/1132 19/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 182856 m, 3927 m/sec, 372244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/1132 21/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 201313 m, 3691 m/sec, 409881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/1132 22/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 216286 m, 2994 m/sec, 444700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/1132 24/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 236709 m, 4084 m/sec, 486439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/1132 26/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 256705 m, 3999 m/sec, 527305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/1132 28/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 276016 m, 3862 m/sec, 566494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/1132 30/2000 LeafsetExtension-PT-S64C2-LTLCardinality-04 290861 m, 2969 m/sec, 596318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 300825
[[35mlola[0m][I] fired transitions : 615688
[[35mlola[0m][I] time used : 69
[[35mlola[0m][I] memory pages used : 31
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S64C2-LTLCardinality-03
[[35mlola[0m][I] time limit : 1664 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 66
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S64C2-LTLCardinality-01
[[35mlola[0m][I] time limit : 3328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1/3328 3/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 9990 m, 1998 m/sec, 15866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 6/3328 3/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 24689 m, 2939 m/sec, 72069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 11/3328 5/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 45617 m, 4185 m/sec, 125656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 16/3328 11/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 76538 m, 6184 m/sec, 177706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 21/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 106895 m, 6071 m/sec, 212909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 26/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 121613 m, 2943 m/sec, 246837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 31/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 134988 m, 2675 m/sec, 275762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 36/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 148537 m, 2709 m/sec, 305678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 41/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 162203 m, 2733 m/sec, 335230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 46/3328 17/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 171812 m, 1921 m/sec, 372634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 51/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 177478 m, 1133 m/sec, 397190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 56/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 186415 m, 1787 m/sec, 435839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 61/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 192726 m, 1262 m/sec, 463106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 66/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 198557 m, 1166 m/sec, 488327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 71/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 205667 m, 1422 m/sec, 519136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 76/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 213838 m, 1634 m/sec, 554352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 81/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 220263 m, 1285 m/sec, 582077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 86/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 225705 m, 1088 m/sec, 608168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 91/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 234109 m, 1680 m/sec, 644366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 96/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 241616 m, 1501 m/sec, 676824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 101/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 247254 m, 1127 m/sec, 701279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 106/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 254443 m, 1437 m/sec, 732412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 111/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 263229 m, 1757 m/sec, 770209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 116/3328 18/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 269322 m, 1218 m/sec, 796552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 121/3328 20/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 284432 m, 3022 m/sec, 835411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 126/3328 20/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 294532 m, 2020 m/sec, 876060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 131/3328 22/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 310393 m, 3172 m/sec, 915203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 136/3328 22/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 319775 m, 1876 m/sec, 955859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 141/3328 23/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 335776 m, 3200 m/sec, 994617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 146/3328 25/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 349277 m, 2700 m/sec, 1035961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 151/3328 25/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 362358 m, 2616 m/sec, 1079710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 156/3328 27/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 379101 m, 3348 m/sec, 1126695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 161/3328 29/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 393583 m, 2896 m/sec, 1173111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 166/3328 29/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 405596 m, 2402 m/sec, 1212270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 171/3328 31/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 421807 m, 3242 m/sec, 1258497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 176/3328 32/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 436562 m, 2951 m/sec, 1307749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 181/3328 33/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 448590 m, 2405 m/sec, 1347434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 186/3328 34/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 462993 m, 2880 m/sec, 1388225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 191/3328 34/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 472412 m, 1883 m/sec, 1430882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 196/3328 35/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 486606 m, 2838 m/sec, 1466052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 201/3328 36/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 497727 m, 2224 m/sec, 1503342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 206/3328 37/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 509731 m, 2400 m/sec, 1542369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 211/3328 38/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 522852 m, 2624 m/sec, 1580463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 216/3328 38/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 531852 m, 1800 m/sec, 1619492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 221/3328 40/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 545545 m, 2738 m/sec, 1656604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 226/3328 41/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 556685 m, 2228 m/sec, 1694496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 231/3328 41/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 567837 m, 2230 m/sec, 1732376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 236/3328 43/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 580467 m, 2526 m/sec, 1769592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 241/3328 43/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 588830 m, 1672 m/sec, 1808180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 246/3328 44/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 602062 m, 2646 m/sec, 1844439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 251/3328 45/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 613412 m, 2270 m/sec, 1881756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 256/3328 45/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 623407 m, 1999 m/sec, 1920293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 261/3328 47/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 636188 m, 2556 m/sec, 1958585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 266/3328 48/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 647609 m, 2284 m/sec, 1998587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 271/3328 48/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 658477 m, 2173 m/sec, 2042189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 276/3328 49/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 671175 m, 2539 m/sec, 2080691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 281/3328 51/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 683476 m, 2460 m/sec, 2121474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 286/3328 51/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 694777 m, 2260 m/sec, 2166318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 291/3328 52/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 707818 m, 2608 m/sec, 2217986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 296/3328 53/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 719977 m, 2431 m/sec, 2254430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 301/3328 54/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 732323 m, 2469 m/sec, 2295662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 306/3328 55/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 743712 m, 2277 m/sec, 2338432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 311/3328 55/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 752424 m, 1742 m/sec, 2377088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 316/3328 57/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 763878 m, 2290 m/sec, 2414830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 321/3328 58/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 774892 m, 2202 m/sec, 2453104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 326/3328 58/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 784086 m, 1838 m/sec, 2491609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 331/3328 59/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 793422 m, 1867 m/sec, 2529089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 336/3328 60/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 804167 m, 2149 m/sec, 2567059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 341/3328 61/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 814229 m, 2012 m/sec, 2604443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 346/3328 61/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 822364 m, 1627 m/sec, 2641846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 351/3328 62/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 831702 m, 1867 m/sec, 2678610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 356/3328 63/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 841788 m, 2017 m/sec, 2715886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 361/3328 64/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 851445 m, 1931 m/sec, 2753414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 366/3328 65/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 860616 m, 1834 m/sec, 2792070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 371/3328 65/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 869364 m, 1749 m/sec, 2833906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 376/3328 66/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 881311 m, 2389 m/sec, 2882126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 381/3328 66/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 888398 m, 1417 m/sec, 2914854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 386/3328 67/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 896398 m, 1600 m/sec, 2946286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 391/3328 68/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 904683 m, 1657 m/sec, 2982992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 396/3328 68/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 913106 m, 1684 m/sec, 3021941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 401/3328 69/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 919425 m, 1263 m/sec, 3056441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 406/3328 70/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 930433 m, 2201 m/sec, 3103567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 411/3328 70/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 936113 m, 1136 m/sec, 3137445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 416/3328 70/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 943191 m, 1415 m/sec, 3170700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 421/3328 71/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 949933 m, 1348 m/sec, 3202224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 426/3328 72/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 956411 m, 1295 m/sec, 3235203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 431/3328 72/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 962506 m, 1219 m/sec, 3268438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 436/3328 73/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 968183 m, 1135 m/sec, 3301657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 441/3328 73/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 973500 m, 1063 m/sec, 3335477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 446/3328 73/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 979118 m, 1123 m/sec, 3368142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 451/3328 74/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 983961 m, 968 m/sec, 3394410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 456/3328 74/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 988941 m, 996 m/sec, 3424438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 461/3328 74/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 994486 m, 1109 m/sec, 3460850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 466/3328 75/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 999444 m, 991 m/sec, 3495739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 471/3328 75/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1004134 m, 938 m/sec, 3532028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 476/3328 75/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1008315 m, 836 m/sec, 3565854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 481/3328 76/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1012616 m, 860 m/sec, 3607021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 486/3328 76/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1017490 m, 974 m/sec, 3649774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 491/3328 76/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1020898 m, 681 m/sec, 3687959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 496/3328 77/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1023331 m, 486 m/sec, 3723246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 501/3328 77/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1025242 m, 382 m/sec, 3754920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 506/3328 77/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1026764 m, 304 m/sec, 3784488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 511/3328 77/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1027656 m, 178 m/sec, 3807652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C2-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C2-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 516/3328 77/2000 LeafsetExtension-PT-S64C2-LTLCardinality-01 1028276 m, 124 m/sec, 3830912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for LeafsetExtension-PT-S64C2-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1028373
[[35mlola[0m][I] fired transitions : 3837449
[[35mlola[0m][I] time used : 518
[[35mlola[0m][I] memory pages used : 77
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C2"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S64C2, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614000387"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C2.tgz
mv LeafsetExtension-PT-S64C2 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;