About the Execution of LoLA for LeafsetExtension-PT-S32C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14994.304 | 3600000.00 | 6744330.00 | 10007.40 | F??F?????F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614000380.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S32C4, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614000380
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 17K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 119K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.3K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.0K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Apr 12 13:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 13:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 12 13:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 12 13:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S32C4-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717067967171
FORMULA LeafsetExtension-PT-S32C4-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S32C4-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S32C4-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 LeafsetExtension-PT-S32C4-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for LeafsetExtension-PT-S32C4-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[*** LOG ERROR #0001 ***] [2024-05-30 11:19:29] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-09: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 47 LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 47 LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 47 LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for LeafsetExtension-PT-S32C4-LTLFireability-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for LeafsetExtension-PT-S32C4-LTLFireability-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for LeafsetExtension-PT-S32C4-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LeafsetExtension-PT-S32C4-LTLFireability-03
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 18 LeafsetExtension-PT-S32C4-LTLFireability-02
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 18 LeafsetExtension-PT-S32C4-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for LeafsetExtension-PT-S32C4-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 LeafsetExtension-PT-S32C4-LTLFireability-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 LeafsetExtension-PT-S32C4-LTLFireability-06
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 LeafsetExtension-PT-S32C4-LTLFireability-13
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for LeafsetExtension-PT-S32C4-LTLFireability-02
[[35mlola[0m][I] result : true
[*** LOG ERROR #0004 ***] [2024-05-30 11:19:35] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 4/326 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 70919 m, 14183 m/sec, 104864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 9/326 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 240996 m, 34015 m/sec, 358752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 14/326 11/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 408626 m, 33526 m/sec, 621770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 19/326 16/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 577711 m, 33817 m/sec, 881589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 24/326 20/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 739938 m, 32445 m/sec, 1142166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 29/326 24/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 898279 m, 31668 m/sec, 1440148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 34/326 28/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1061275 m, 32599 m/sec, 1690155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 39/326 33/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1219285 m, 31602 m/sec, 1932169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 44/326 36/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1372440 m, 30631 m/sec, 2230696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 49/326 40/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1529709 m, 31453 m/sec, 2470951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 54/326 45/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1686780 m, 31414 m/sec, 2710928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 59/326 48/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1836838 m, 30011 m/sec, 2995152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 64/326 52/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 1988683 m, 30369 m/sec, 3232558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 69/326 56/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2143420 m, 30947 m/sec, 3468037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 74/326 60/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2293550 m, 30026 m/sec, 3747777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 79/326 64/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2455690 m, 32428 m/sec, 3997387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 84/326 68/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2617041 m, 32270 m/sec, 4244834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 89/326 73/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2785146 m, 33621 m/sec, 4500574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 94/326 77/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 2949270 m, 32824 m/sec, 4765254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 99/326 81/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3109147 m, 31975 m/sec, 5046510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 104/326 85/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3274482 m, 33067 m/sec, 5297048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 109/326 89/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3430926 m, 31288 m/sec, 5578237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 114/326 94/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3590848 m, 31984 m/sec, 5826117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 119/326 98/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3749426 m, 31715 m/sec, 6071932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 124/326 102/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 3907043 m, 31523 m/sec, 6304843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 129/326 106/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4067217 m, 32034 m/sec, 6557016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 134/326 110/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4232834 m, 33123 m/sec, 6807014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 139/326 114/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4392886 m, 32010 m/sec, 7059525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 144/326 118/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4552529 m, 31928 m/sec, 7305410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 149/326 122/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4704418 m, 30377 m/sec, 7577687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 154/326 126/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 4860995 m, 31315 m/sec, 7810437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 159/326 130/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5011304 m, 30061 m/sec, 8041100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 164/326 134/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5156797 m, 29098 m/sec, 8271698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 169/326 138/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5315411 m, 31722 m/sec, 8522643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 174/326 142/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5470444 m, 31006 m/sec, 8758207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 179/326 145/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5623967 m, 30704 m/sec, 8992247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 184/326 150/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5779192 m, 31045 m/sec, 9238376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 189/326 153/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 5929298 m, 30021 m/sec, 9495004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 194/326 157/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6079844 m, 30109 m/sec, 9722416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 199/326 161/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6235994 m, 31230 m/sec, 9957285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 204/326 164/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6378734 m, 28548 m/sec, 10176623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 209/326 168/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6517633 m, 27779 m/sec, 10409235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 214/326 172/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6668170 m, 30107 m/sec, 10639084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 219/326 176/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6827291 m, 31824 m/sec, 10882720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 224/326 179/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 6971250 m, 28791 m/sec, 11109009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 229/326 183/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7129376 m, 31625 m/sec, 11358476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 234/326 186/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7265558 m, 27236 m/sec, 11575554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 239/326 190/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7415848 m, 30058 m/sec, 11811949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 244/326 193/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7555296 m, 27889 m/sec, 12024163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 249/326 197/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7691712 m, 27283 m/sec, 12239893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 254/326 201/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7836591 m, 28975 m/sec, 12476410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 259/326 204/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 7979337 m, 28549 m/sec, 12702058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 264/326 208/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8121312 m, 28395 m/sec, 12930699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 269/326 212/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8260614 m, 27860 m/sec, 13181996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 274/326 215/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8397989 m, 27475 m/sec, 13399667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 279/326 219/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8536546 m, 27711 m/sec, 13649820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 284/326 222/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8664325 m, 25555 m/sec, 13852859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 289/326 225/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8791461 m, 25427 m/sec, 14059642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 294/326 229/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 8927559 m, 27219 m/sec, 14299080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 299/326 232/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9067904 m, 28069 m/sec, 14526994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 304/326 236/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9217931 m, 30005 m/sec, 14765164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 309/326 240/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9370040 m, 30421 m/sec, 15016375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 314/326 244/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9520126 m, 30017 m/sec, 15269365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 319/326 248/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9667888 m, 29552 m/sec, 15520046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 324/326 251/2000 LeafsetExtension-PT-S32C4-LTLFireability-13 9788908 m, 24204 m/sec, 15719501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 68 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 LeafsetExtension-PT-S32C4-LTLFireability-14
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 LeafsetExtension-PT-S32C4-LTLFireability-13
[[35mlola[0m][I] time limit : 3265 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 LTL EXCL 5/326 5/5 LeafsetExtension-PT-S32C4-LTLFireability-13 177340 m, -1922313 m/sec, 263768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 68 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 LeafsetExtension-PT-S32C4-LTLFireability-11
[[35mlola[0m][I] time limit : 361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S32C4-LTLFireability-10
[[35mlola[0m][I] time limit : 406 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 12987 m, 2597 m/sec, 245815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 24840 m, 2370 m/sec, 492331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 36386 m, 2309 m/sec, 738568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 48100 m, 2342 m/sec, 985045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 59330 m, 2246 m/sec, 1231223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 71134 m, 2360 m/sec, 1477487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 83053 m, 2383 m/sec, 1723877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 95092 m, 2407 m/sec, 1969793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/406 1/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 106166 m, 2214 m/sec, 2215726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 117247 m, 2216 m/sec, 2461438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 128628 m, 2276 m/sec, 2707172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 140359 m, 2346 m/sec, 2952932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 151834 m, 2295 m/sec, 3199076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 164173 m, 2467 m/sec, 3444335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 175388 m, 2243 m/sec, 3689716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 186590 m, 2240 m/sec, 3934710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 198596 m, 2401 m/sec, 4180336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 210256 m, 2332 m/sec, 4426109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/406 2/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 221171 m, 2183 m/sec, 4671687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 232685 m, 2302 m/sec, 4916843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 243765 m, 2216 m/sec, 5161572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 255522 m, 2351 m/sec, 5406064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 267419 m, 2379 m/sec, 5651226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 279339 m, 2384 m/sec, 5895881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 290387 m, 2209 m/sec, 6140682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 301480 m, 2218 m/sec, 6385182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 312714 m, 2246 m/sec, 6629265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 324414 m, 2340 m/sec, 6874478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 335874 m, 2292 m/sec, 7120426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 348174 m, 2460 m/sec, 7364798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 359293 m, 2223 m/sec, 7608965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 370484 m, 2238 m/sec, 7852920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 381685 m, 2240 m/sec, 8096438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 393101 m, 2283 m/sec, 8340661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 404750 m, 2329 m/sec, 8586394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 417162 m, 2482 m/sec, 8831724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 431475 m, 2862 m/sec, 9074686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 443462 m, 2397 m/sec, 9315213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/406 4/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 454131 m, 2133 m/sec, 9555738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 466135 m, 2400 m/sec, 9796597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 477458 m, 2264 m/sec, 10037053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 489055 m, 2319 m/sec, 10279811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 500780 m, 2345 m/sec, 10523149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 510932 m, 2030 m/sec, 10764219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 521153 m, 2044 m/sec, 11005235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 532884 m, 2346 m/sec, 11246108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 543203 m, 2063 m/sec, 11486891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 553465 m, 2052 m/sec, 11728035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 565178 m, 2342 m/sec, 11969116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 577044 m, 2373 m/sec, 12209370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 588087 m, 2208 m/sec, 12450282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 599834 m, 2349 m/sec, 12690886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 610411 m, 2115 m/sec, 12930749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 620750 m, 2067 m/sec, 13170819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 631596 m, 2169 m/sec, 13412151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 280/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 642730 m, 2226 m/sec, 13653197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 285/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 652971 m, 2048 m/sec, 13893803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 290/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 663748 m, 2155 m/sec, 14135466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 295/406 6/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 675194 m, 2289 m/sec, 14376437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 300/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 685198 m, 2000 m/sec, 14617047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 305/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 695819 m, 2124 m/sec, 14857784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 310/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 707385 m, 2313 m/sec, 15098381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 315/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 717656 m, 2054 m/sec, 15339119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 320/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 727766 m, 2022 m/sec, 15579306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 325/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 740558 m, 2558 m/sec, 15819574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 330/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 751779 m, 2244 m/sec, 16059699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 335/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 762771 m, 2198 m/sec, 16299698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 340/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 772542 m, 1954 m/sec, 16540377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 345/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 780501 m, 1591 m/sec, 16781731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 350/406 7/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 788599 m, 1619 m/sec, 17022681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 355/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 796033 m, 1486 m/sec, 17263816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 360/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 805808 m, 1955 m/sec, 17505221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 365/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 815734 m, 1985 m/sec, 17748446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 370/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 827552 m, 2363 m/sec, 17991121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 375/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 837830 m, 2055 m/sec, 18230543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 380/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 847718 m, 1977 m/sec, 18472812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 385/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 857604 m, 1977 m/sec, 18715453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 390/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 868545 m, 2188 m/sec, 18958246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 395/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 880003 m, 2291 m/sec, 19200385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 400/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 889817 m, 1962 m/sec, 19441918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 405/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-10 899188 m, 1874 m/sec, 19682147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 LeafsetExtension-PT-S32C4-LTLFireability-07
[[35mlola[0m][I] time limit : 406 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S32C4-LTLFireability-10
[[35mlola[0m][I] time limit : 2845 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/406 3/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 64334 m, 12866 m/sec, 233277 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 5/2845 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 13045 m, -177228 m/sec, 247137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/406 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 128551 m, 12843 m/sec, 466853 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 10/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 24943 m, 2379 m/sec, 494633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 15/406 8/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 190291 m, 12348 m/sec, 699547 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 15/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 36585 m, 2328 m/sec, 742421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 20/406 10/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 251760 m, 12293 m/sec, 931405 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 20/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 48383 m, 2359 m/sec, 990394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 25/406 12/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 314482 m, 12544 m/sec, 1161575 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 25/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 59608 m, 2245 m/sec, 1237456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 30/406 14/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 375128 m, 12129 m/sec, 1384354 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 30/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 71466 m, 2371 m/sec, 1484548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 35/406 16/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 433230 m, 11620 m/sec, 1604224 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 35/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 83466 m, 2400 m/sec, 1731303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 40/406 18/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 491233 m, 11600 m/sec, 1821546 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 40/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 95481 m, 2403 m/sec, 1978230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 45/406 20/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 550972 m, 11947 m/sec, 2037142 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 45/355 1/5 LeafsetExtension-PT-S32C4-LTLFireability-10 106629 m, 2229 m/sec, 2225024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 50/406 22/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 607203 m, 11246 m/sec, 2248527 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 50/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 117761 m, 2226 m/sec, 2471667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 55/406 24/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 662226 m, 11004 m/sec, 2456840 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 55/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 129182 m, 2284 m/sec, 2718369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 60/406 27/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 725452 m, 12645 m/sec, 2686451 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 60/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 140981 m, 2359 m/sec, 2965103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 65/406 29/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 789017 m, 12713 m/sec, 2919926 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 65/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 152423 m, 2288 m/sec, 3212201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 70/406 31/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 849495 m, 12095 m/sec, 3149010 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 70/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 164869 m, 2489 m/sec, 3458220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 75/406 33/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 906729 m, 11446 m/sec, 3363752 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 75/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 176143 m, 2254 m/sec, 3704312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 80/406 36/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 970838 m, 12821 m/sec, 3570478 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 80/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 187261 m, 2223 m/sec, 3950271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 85/406 38/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1028175 m, 11467 m/sec, 3757171 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 85/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 199420 m, 2431 m/sec, 4196486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 90/406 39/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1081422 m, 10649 m/sec, 3941785 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 90/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 210831 m, 2282 m/sec, 4443097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 95/406 42/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1135524 m, 10820 m/sec, 4132578 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 95/355 2/5 LeafsetExtension-PT-S32C4-LTLFireability-10 221997 m, 2233 m/sec, 4689515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 100/406 43/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1184722 m, 9839 m/sec, 4317912 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 100/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 233424 m, 2285 m/sec, 4935387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 105/406 46/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1235946 m, 10244 m/sec, 4503352 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 105/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 244636 m, 2242 m/sec, 5181164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 110/406 48/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1284385 m, 9687 m/sec, 4687931 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 110/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 256429 m, 2358 m/sec, 5426435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 115/406 50/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1340286 m, 11180 m/sec, 4872018 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 115/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 268483 m, 2410 m/sec, 5672642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 120/406 51/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1391587 m, 10260 m/sec, 5051657 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 120/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 280387 m, 2380 m/sec, 5918374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 125/406 52/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1438609 m, 9404 m/sec, 5231812 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 125/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 291485 m, 2219 m/sec, 6164238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 130/406 55/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1489831 m, 10244 m/sec, 5416212 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 130/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 302634 m, 2229 m/sec, 6409628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 135/406 56/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1538167 m, 9667 m/sec, 5602450 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 135/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 313953 m, 2263 m/sec, 6654679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 140/406 59/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1590667 m, 10500 m/sec, 5791608 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 140/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 325733 m, 2356 m/sec, 6900894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 145/406 61/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1640282 m, 9923 m/sec, 5976251 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 145/355 3/5 LeafsetExtension-PT-S32C4-LTLFireability-10 337209 m, 2295 m/sec, 7148068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 150/406 63/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1689924 m, 9928 m/sec, 6161957 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 150/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 349513 m, 2460 m/sec, 7392323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 155/406 65/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1744471 m, 10909 m/sec, 6345001 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 155/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 360702 m, 2237 m/sec, 7637565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 160/406 67/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1795736 m, 10253 m/sec, 6530660 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 160/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 371197 m, 2099 m/sec, 7869291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 165/406 69/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1836013 m, 8055 m/sec, 6718806 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 165/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 378353 m, 1431 m/sec, 8025845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 170/406 70/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1873192 m, 7435 m/sec, 6902842 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 170/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 389724 m, 2274 m/sec, 8270351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 175/406 72/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1918658 m, 9093 m/sec, 7086290 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 175/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 401570 m, 2369 m/sec, 8516490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 180/406 74/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 1971262 m, 10520 m/sec, 7271811 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 180/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 413339 m, 2353 m/sec, 8763250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 185/406 75/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2015875 m, 8922 m/sec, 7454533 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 185/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 426814 m, 2695 m/sec, 9007792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 190/406 77/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2068023 m, 10429 m/sec, 7639145 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 190/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 440275 m, 2692 m/sec, 9249478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 195/406 78/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2113756 m, 9146 m/sec, 7823730 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 195/355 4/5 LeafsetExtension-PT-S32C4-LTLFireability-10 451593 m, 2263 m/sec, 9490975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 200/406 79/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2163404 m, 9929 m/sec, 8004977 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 200/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 462615 m, 2204 m/sec, 9732686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 205/406 80/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2210136 m, 9346 m/sec, 8186194 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 205/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 474225 m, 2322 m/sec, 9974299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 210/406 81/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2255387 m, 9050 m/sec, 8369023 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 210/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 486194 m, 2393 m/sec, 10215888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 215/406 82/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2300154 m, 8953 m/sec, 8550015 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 215/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 497264 m, 2214 m/sec, 10457694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 220/406 83/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2344556 m, 8880 m/sec, 8732135 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 220/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 508073 m, 2161 m/sec, 10699421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 225/406 85/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2396031 m, 10295 m/sec, 8918220 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 225/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 518588 m, 2103 m/sec, 10941455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 230/406 87/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2443764 m, 9546 m/sec, 9103148 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 230/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 529500 m, 2182 m/sec, 11183601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 235/406 89/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2488812 m, 9009 m/sec, 9288433 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 235/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 540710 m, 2242 m/sec, 11426008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 240/406 90/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2534316 m, 9100 m/sec, 9471942 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 240/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 550895 m, 2037 m/sec, 11668133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 245/406 92/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2581819 m, 9500 m/sec, 9662063 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 245/355 5/5 LeafsetExtension-PT-S32C4-LTLFireability-10 561964 m, 2213 m/sec, 11909563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 250/406 94/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2637635 m, 11163 m/sec, 9879206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 255/406 96/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2684670 m, 9407 m/sec, 10057551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 260/406 98/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2735082 m, 10082 m/sec, 10250240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 265/406 100/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2783626 m, 9708 m/sec, 10440194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 270/406 101/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2829868 m, 9248 m/sec, 10619220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 275/406 103/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2876665 m, 9359 m/sec, 10799489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 280/406 105/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2923438 m, 9354 m/sec, 10979431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 285/406 106/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 2967845 m, 8881 m/sec, 11152935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 290/406 108/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3013675 m, 9166 m/sec, 11328929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 295/406 109/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3058278 m, 8920 m/sec, 11499607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 300/406 111/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3105648 m, 9474 m/sec, 11684054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 305/406 113/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3157992 m, 10468 m/sec, 11888739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 310/406 115/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3210163 m, 10434 m/sec, 12071000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 315/406 116/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3260024 m, 9972 m/sec, 12256347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 320/406 117/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3307192 m, 9433 m/sec, 12438936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 325/406 119/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3353833 m, 9328 m/sec, 12619534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 330/406 120/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3397114 m, 8656 m/sec, 12798687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 335/406 122/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3442729 m, 9123 m/sec, 12984806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 340/406 123/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3488555 m, 9165 m/sec, 13169340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 345/406 125/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3533785 m, 9046 m/sec, 13351593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 350/406 126/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3577744 m, 8791 m/sec, 13528634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 355/406 127/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3624225 m, 9296 m/sec, 13718406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 360/406 130/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3676190 m, 10393 m/sec, 13908607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 365/406 131/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3724423 m, 9646 m/sec, 14092527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 370/406 133/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3769928 m, 9101 m/sec, 14275966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 375/406 135/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3814609 m, 8936 m/sec, 14459528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 380/406 136/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3859811 m, 9040 m/sec, 14642099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 385/406 138/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3913047 m, 10647 m/sec, 14841030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 390/406 141/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 3969759 m, 11342 m/sec, 15028862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 395/406 142/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 4016740 m, 9396 m/sec, 15213813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 400/406 144/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 4063038 m, 9259 m/sec, 15401371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 405/406 146/2000 LeafsetExtension-PT-S32C4-LTLFireability-07 4108846 m, 9161 m/sec, 15586407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 LeafsetExtension-PT-S32C4-LTLFireability-05
[[35mlola[0m][I] time limit : 405 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 LeafsetExtension-PT-S32C4-LTLFireability-07
[[35mlola[0m][I] time limit : 2435 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/487 3/5 LeafsetExtension-PT-S32C4-LTLFireability-07 65531 m, -808663 m/sec, 238241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/487 5/5 LeafsetExtension-PT-S32C4-LTLFireability-07 130983 m, 13090 m/sec, 475928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 LeafsetExtension-PT-S32C4-LTLFireability-04
[[35mlola[0m][I] time limit : 605 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S32C4-LTLFireability-01
[[35mlola[0m][I] time limit : 806 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S32C4-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 LeafsetExtension-PT-S32C4-LTLFireability-15
[[35mlola[0m][I] time limit : 1210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 5/1210 5/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 174914 m, 34982 m/sec, 285989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 10/1210 10/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 343685 m, 33754 m/sec, 569335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 15/1210 14/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 515566 m, 34376 m/sec, 859219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 20/1210 19/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 684356 m, 33758 m/sec, 1153813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 25/1210 23/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 852146 m, 33558 m/sec, 1434288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 30/1210 28/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1029835 m, 35537 m/sec, 1730873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 35/1210 32/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1188637 m, 31760 m/sec, 2002060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 40/1210 36/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1350037 m, 32280 m/sec, 2278247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 45/1210 40/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1519465 m, 33885 m/sec, 2555791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 50/1210 44/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1685887 m, 33284 m/sec, 2832608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 55/1210 49/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 1854720 m, 33766 m/sec, 3116293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 60/1210 53/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2021482 m, 33352 m/sec, 3407843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 65/1210 58/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2186423 m, 32988 m/sec, 3680629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 70/1210 62/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2360650 m, 34845 m/sec, 3974144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 75/1210 66/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2514532 m, 30776 m/sec, 4236755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 80/1210 70/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2673051 m, 31703 m/sec, 4507554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 85/1210 74/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2836707 m, 32731 m/sec, 4775729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 90/1210 78/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 2999160 m, 32490 m/sec, 5045863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 95/1210 83/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3164018 m, 32971 m/sec, 5323016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 100/1210 87/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3324921 m, 32180 m/sec, 5607049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 105/1210 91/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3484573 m, 31930 m/sec, 5867379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 110/1210 95/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3654582 m, 34001 m/sec, 6156305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 115/1210 99/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3807512 m, 30586 m/sec, 6414133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 120/1210 103/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 3964362 m, 31370 m/sec, 6684507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 125/1210 107/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4126456 m, 32418 m/sec, 6953502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 130/1210 111/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4288069 m, 32322 m/sec, 7237611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 135/1210 115/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4451062 m, 32598 m/sec, 7513720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 140/1210 119/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4610297 m, 31847 m/sec, 7801184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 145/1210 123/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4767379 m, 31416 m/sec, 8087020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 150/1210 127/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 4945432 m, 35610 m/sec, 8372836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 155/1210 131/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5103159 m, 31545 m/sec, 8625832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 160/1210 135/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5255347 m, 30437 m/sec, 8889332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 165/1210 139/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5409954 m, 30921 m/sec, 9144806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 170/1210 143/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5561231 m, 30255 m/sec, 9421454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 175/1210 145/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5692803 m, 26314 m/sec, 9716987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 180/1210 148/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5833690 m, 28177 m/sec, 10007160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 185/1210 151/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 5957584 m, 24778 m/sec, 10304940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 190/1210 153/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6087028 m, 25888 m/sec, 10610489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 195/1210 156/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6218266 m, 26247 m/sec, 10892477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 200/1210 160/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6374909 m, 31328 m/sec, 11151821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 205/1210 163/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6523536 m, 29725 m/sec, 11391224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 210/1210 167/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6666145 m, 28521 m/sec, 11639474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 215/1210 171/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6820514 m, 30873 m/sec, 11903816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 220/1210 174/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 6973262 m, 30549 m/sec, 12166439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 225/1210 178/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7134729 m, 32293 m/sec, 12435092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 230/1210 182/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7283574 m, 29769 m/sec, 12695075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 235/1210 186/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7432433 m, 29771 m/sec, 12948666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 240/1210 189/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7581425 m, 29798 m/sec, 13210749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 245/1210 193/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7729341 m, 29583 m/sec, 13481078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 250/1210 196/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 7873456 m, 28823 m/sec, 13723327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 255/1210 200/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8019695 m, 29247 m/sec, 13963066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 260/1210 204/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8168624 m, 29785 m/sec, 14226327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 265/1210 208/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8317383 m, 29751 m/sec, 14469449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 270/1210 211/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8458438 m, 28211 m/sec, 14699929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 275/1210 215/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8605674 m, 29447 m/sec, 14944889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 280/1210 218/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8751371 m, 29139 m/sec, 15202116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 285/1210 222/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 8899452 m, 29616 m/sec, 15438270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 290/1210 226/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9067960 m, 33701 m/sec, 15715561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 295/1210 231/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9229598 m, 32327 m/sec, 15998934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 300/1210 235/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9394628 m, 33006 m/sec, 16265764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 305/1210 239/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9554291 m, 31932 m/sec, 16542314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 310/1210 243/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9712062 m, 31554 m/sec, 16820533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 315/1210 246/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 9864929 m, 30573 m/sec, 17099430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 320/1210 250/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10019630 m, 30940 m/sec, 17368806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 325/1210 254/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10174327 m, 30939 m/sec, 17641120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 330/1210 258/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10323948 m, 29924 m/sec, 17914000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 335/1210 262/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10477694 m, 30749 m/sec, 18180296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 340/1210 266/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10626527 m, 29766 m/sec, 18448306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 345/1210 269/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10766319 m, 27958 m/sec, 18691126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 350/1210 273/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 10909274 m, 28591 m/sec, 18942356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 355/1210 277/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11057339 m, 29613 m/sec, 19207178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 360/1210 281/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11191503 m, 26832 m/sec, 19441924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 365/1210 284/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11323351 m, 26369 m/sec, 19677909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 370/1210 288/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11468134 m, 28956 m/sec, 19937931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 375/1210 292/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11625968 m, 31566 m/sec, 20216854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 380/1210 296/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11787885 m, 32383 m/sec, 20498446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 385/1210 300/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 11946327 m, 31688 m/sec, 20769747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 390/1210 303/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12076195 m, 25973 m/sec, 21008065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 395/1210 307/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12210897 m, 26940 m/sec, 21265381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 400/1210 310/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12341954 m, 26211 m/sec, 21507676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 405/1210 314/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12487856 m, 29180 m/sec, 21772059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 410/1210 317/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12626577 m, 27744 m/sec, 22028995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 415/1210 321/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12760660 m, 26816 m/sec, 22266719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 420/1210 325/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 12895927 m, 27053 m/sec, 22512710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 425/1210 328/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13030917 m, 26998 m/sec, 22758228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 430/1210 332/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13162594 m, 26335 m/sec, 22998927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 435/1210 335/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13302803 m, 28041 m/sec, 23262591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 440/1210 338/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13427821 m, 25003 m/sec, 23498163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 445/1210 342/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13573284 m, 29092 m/sec, 23760861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 450/1210 346/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13726420 m, 30627 m/sec, 24015126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 455/1210 349/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 13868355 m, 28387 m/sec, 24255497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 460/1210 352/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14015521 m, 29433 m/sec, 24545782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 465/1210 356/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14154061 m, 27708 m/sec, 24821327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 470/1210 359/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14294672 m, 28122 m/sec, 25090771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 475/1210 363/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14459696 m, 33004 m/sec, 25358708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 480/1210 367/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14602860 m, 28632 m/sec, 25579459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 485/1210 370/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14741820 m, 27792 m/sec, 25820314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 490/1210 374/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 14904137 m, 32463 m/sec, 26082761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 495/1210 377/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15045556 m, 28283 m/sec, 26321542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 500/1210 380/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15185772 m, 28043 m/sec, 26564481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 505/1210 383/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15315355 m, 25916 m/sec, 26789475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 510/1210 386/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15452294 m, 27387 m/sec, 27007250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 515/1210 389/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15574905 m, 24522 m/sec, 27203152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 520/1210 392/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15694878 m, 23994 m/sec, 27391180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 525/1210 395/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15835685 m, 28161 m/sec, 27635207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 530/1210 398/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 15980604 m, 28983 m/sec, 27874606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 535/1210 401/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16109326 m, 25744 m/sec, 28080125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 540/1210 404/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16247492 m, 27633 m/sec, 28304518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 545/1210 407/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16383354 m, 27172 m/sec, 28532806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 550/1210 410/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16530357 m, 29400 m/sec, 28782812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 555/1210 413/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16659465 m, 25821 m/sec, 28997866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 560/1210 416/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16786642 m, 25435 m/sec, 29219369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 565/1210 419/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 16927466 m, 28164 m/sec, 29457899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 570/1210 422/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17057062 m, 25919 m/sec, 29684706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 575/1210 426/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17207112 m, 30010 m/sec, 29924509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 580/1210 429/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17355576 m, 29692 m/sec, 30161015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 585/1210 433/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17496431 m, 28171 m/sec, 30392742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 590/1210 436/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17628737 m, 26461 m/sec, 30622429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 595/1210 439/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17772089 m, 28670 m/sec, 30863327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 600/1210 443/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 17899429 m, 25468 m/sec, 31089891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 605/1210 446/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18050745 m, 30263 m/sec, 31336580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 610/1210 451/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18227551 m, 35361 m/sec, 31619890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 615/1210 455/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18409170 m, 36323 m/sec, 31914995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 620/1210 460/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18572945 m, 32755 m/sec, 32180858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 625/1210 463/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18722964 m, 30003 m/sec, 32433664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 630/1210 466/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18846711 m, 24749 m/sec, 32653268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-02: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C4-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C4-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 635/1210 470/2000 LeafsetExtension-PT-S32C4-LTLFireability-15 18965425 m, 23742 m/sec, 32880759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S32C4"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S32C4, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614000380"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S32C4.tgz
mv LeafsetExtension-PT-S32C4 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;