About the Execution of LoLA for LeafsetExtension-PT-S32C2
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 1669805.00 | 0.00 | 0.00 | ????F??F?????F?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613900364.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S32C2, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613900364
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 15K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.4K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Apr 12 13:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 12 13:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 12 13:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S32C2-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717065735282
FORMULA LeafsetExtension-PT-S32C2-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S32C2-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S32C2-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717067405087
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 36 LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 LeafsetExtension-PT-S32C2-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for LeafsetExtension-PT-S32C2-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 LeafsetExtension-PT-S32C2-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 36 LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for LeafsetExtension-PT-S32C2-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 47 LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 47 LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 58 LeafsetExtension-PT-S32C2-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 47 LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 10:42:20] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for LeafsetExtension-PT-S32C2-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78052
[[35mlola[0m][I] fired transitions : 160769
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 67 LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 67 LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 67 LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for LeafsetExtension-PT-S32C2-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for LeafsetExtension-PT-S32C2-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for LeafsetExtension-PT-S32C2-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 LeafsetExtension-PT-S32C2-LTLFireability-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 LeafsetExtension-PT-S32C2-LTLFireability-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0003 ***] [2024-05-30 10:42:23] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 4/276 3/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 72402 m, 14480 m/sec, 117216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 9/276 6/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 193493 m, 24218 m/sec, 319299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 14/276 10/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 359194 m, 33140 m/sec, 590466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 19/276 15/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 523145 m, 32790 m/sec, 865877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 24/276 19/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 685989 m, 32568 m/sec, 1140551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 29/276 23/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 846384 m, 32079 m/sec, 1407492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 34/276 27/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1001517 m, 31026 m/sec, 1665754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 39/276 31/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1162782 m, 32253 m/sec, 1943790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 44/276 35/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1320255 m, 31494 m/sec, 2208600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 49/276 39/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1471297 m, 30208 m/sec, 2460710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 54/276 43/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1618663 m, 29473 m/sec, 2719141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 59/276 46/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1758911 m, 28049 m/sec, 2990722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 64/276 49/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 1898426 m, 27903 m/sec, 3233902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 69/276 53/2000 LeafsetExtension-PT-S32C2-LTLFireability-11 2040919 m, 28498 m/sec, 3493126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2129268
[[35mlola[0m][I] fired transitions : 3661000
[[35mlola[0m][I] time used : 72
[[35mlola[0m][I] memory pages used : 55
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 LeafsetExtension-PT-S32C2-LTLFireability-15
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 119
[[35mlola[0m][I] fired transitions : 119
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 64 LeafsetExtension-PT-S32C2-LTLFireability-12
[[35mlola[0m][I] time limit : 320 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S32C2-LTLFireability-10
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 2/352 2/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 33556 m, 6711 m/sec, 66801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 7/352 6/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 118879 m, 17064 m/sec, 253338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 12/352 10/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 200316 m, 16287 m/sec, 435498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 17/352 14/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 283483 m, 16633 m/sec, 626864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 22/352 17/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 362887 m, 15880 m/sec, 810151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 27/352 21/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 444101 m, 16242 m/sec, 992029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 32/352 25/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 524591 m, 16098 m/sec, 1170550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 37/352 28/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 598051 m, 14692 m/sec, 1343805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 42/352 31/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 678113 m, 16012 m/sec, 1525537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 47/352 35/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 760716 m, 16520 m/sec, 1719980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 52/352 39/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 838230 m, 15502 m/sec, 1901375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 57/352 42/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 909609 m, 14275 m/sec, 2078754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 62/352 45/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 983159 m, 14710 m/sec, 2251203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 67/352 48/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1063579 m, 16084 m/sec, 2435965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 72/352 52/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1135749 m, 14434 m/sec, 2614494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 77/352 54/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1204278 m, 13705 m/sec, 2793260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 82/352 58/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1281440 m, 15432 m/sec, 2971025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 87/352 61/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1361320 m, 15976 m/sec, 3145531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 92/352 65/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1437911 m, 15318 m/sec, 3317202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 97/352 68/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1518953 m, 16208 m/sec, 3505002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 102/352 72/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1599389 m, 16087 m/sec, 3684660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 107/352 75/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1674602 m, 15042 m/sec, 3853972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 112/352 77/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1745315 m, 14142 m/sec, 4018909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 117/352 81/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1821878 m, 15312 m/sec, 4191221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 122/352 84/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1902038 m, 16032 m/sec, 4378000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 127/352 87/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 1977821 m, 15156 m/sec, 4552706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 132/352 90/2000 LeafsetExtension-PT-S32C2-LTLFireability-10 2047063 m, 13848 m/sec, 4727635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2109066
[[35mlola[0m][I] fired transitions : 4878423
[[35mlola[0m][I] time used : 137
[[35mlola[0m][I] memory pages used : 93
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 47 LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] time limit : 376 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 36 LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] time limit : 423 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] time limit : 483 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 677
[[35mlola[0m][I] fired transitions : 1295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LeafsetExtension-PT-S32C2-LTLFireability-06
[[35mlola[0m][I] time limit : 564 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LeafsetExtension-PT-S32C2-LTLFireability-05
[[35mlola[0m][I] time limit : 677 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 0/677 1/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8311 m, 1662 m/sec, 16771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/677 5/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 97340 m, 17805 m/sec, 206308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/677 9/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 181449 m, 16821 m/sec, 390973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/677 13/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 261346 m, 15979 m/sec, 578965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/677 17/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 342586 m, 16248 m/sec, 762883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/677 20/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 424829 m, 16448 m/sec, 946630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/677 24/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 504797 m, 15993 m/sec, 1126499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/677 27/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 576573 m, 14355 m/sec, 1295404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/677 30/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 654984 m, 15682 m/sec, 1471910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/677 34/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 738607 m, 16724 m/sec, 1668683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/677 38/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 817254 m, 15729 m/sec, 1846517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/677 41/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 885097 m, 13568 m/sec, 2023289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/677 44/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 958327 m, 14646 m/sec, 2196993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/677 47/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1032211 m, 14776 m/sec, 2373553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/677 50/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1107703 m, 15098 m/sec, 2554575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/677 53/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1178219 m, 14103 m/sec, 2724532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/677 56/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1245732 m, 13502 m/sec, 2902352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/677 60/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1328652 m, 16584 m/sec, 3081120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/677 63/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1408628 m, 15995 m/sec, 3256150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/677 67/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1489262 m, 16126 m/sec, 3442507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/677 70/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1569951 m, 16137 m/sec, 3627505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/677 74/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1647165 m, 15442 m/sec, 3801881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/677 76/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1721989 m, 14964 m/sec, 3971026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/677 80/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1796919 m, 14986 m/sec, 4144532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/677 83/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1870874 m, 14791 m/sec, 4316372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/677 86/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 1949781 m, 15781 m/sec, 4499521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/677 89/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2021476 m, 14339 m/sec, 4670605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/677 92/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2088604 m, 13425 m/sec, 4839154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/677 94/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2157824 m, 13844 m/sec, 5001286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/677 98/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2236598 m, 15754 m/sec, 5184791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/677 101/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2308773 m, 14435 m/sec, 5360972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/677 103/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2376190 m, 13483 m/sec, 5531585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/677 107/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2445616 m, 13885 m/sec, 5701133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/677 110/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2521880 m, 15252 m/sec, 5867804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/677 114/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2600770 m, 15778 m/sec, 6041258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/677 117/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2678869 m, 15619 m/sec, 6220987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/677 121/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2758238 m, 15873 m/sec, 6400730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/677 124/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2833603 m, 15073 m/sec, 6569687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/677 127/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2905591 m, 14397 m/sec, 6741340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/677 130/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 2981202 m, 15122 m/sec, 6911060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/677 134/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3065681 m, 16895 m/sec, 7108309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/677 137/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3143362 m, 15536 m/sec, 7283998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/677 140/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3212046 m, 13736 m/sec, 7462793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/677 143/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3285075 m, 14605 m/sec, 7635435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/677 147/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3361225 m, 15230 m/sec, 7816825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/677 150/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3435902 m, 14935 m/sec, 7996143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/677 153/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3506435 m, 14106 m/sec, 8166152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/677 156/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3578216 m, 14356 m/sec, 8351378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/677 160/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3665529 m, 17462 m/sec, 8542702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/677 164/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3752458 m, 17385 m/sec, 8732895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/677 168/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3834195 m, 16347 m/sec, 8921324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/677 172/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3916813 m, 16523 m/sec, 9107413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/677 175/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 3997263 m, 16090 m/sec, 9288161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/677 178/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4072816 m, 15110 m/sec, 9463510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/677 182/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4157524 m, 16941 m/sec, 9661037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/677 186/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4239321 m, 16359 m/sec, 9848821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/677 189/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4312125 m, 14560 m/sec, 10035913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/677 192/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4386719 m, 14918 m/sec, 10213174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/677 196/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4465408 m, 15737 m/sec, 10400268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/677 199/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4544223 m, 15763 m/sec, 10588518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 300/677 203/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4618883 m, 14932 m/sec, 10767555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 305/677 206/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4689984 m, 14220 m/sec, 10951462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 310/677 210/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4773559 m, 16715 m/sec, 11134996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 315/677 214/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4857541 m, 16796 m/sec, 11318491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 320/677 217/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 4939929 m, 16477 m/sec, 11503996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 325/677 221/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5018878 m, 15789 m/sec, 11681407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 330/677 224/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5093823 m, 14989 m/sec, 11855307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 335/677 227/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5171612 m, 15557 m/sec, 12031021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 340/677 231/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5254359 m, 16549 m/sec, 12224192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 345/677 235/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5333466 m, 15821 m/sec, 12406217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 350/677 238/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5401942 m, 13695 m/sec, 12588615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 355/677 241/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5477089 m, 15029 m/sec, 12763822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 360/677 245/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5556314 m, 15845 m/sec, 12950741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 365/677 248/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5631816 m, 15100 m/sec, 13133468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 370/677 251/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5701883 m, 14013 m/sec, 13311319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 375/677 254/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5778294 m, 15282 m/sec, 13496058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 380/677 258/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5864092 m, 17159 m/sec, 13683901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 385/677 262/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 5948695 m, 16920 m/sec, 13873683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 390/677 266/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6031813 m, 16623 m/sec, 14058155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 395/677 269/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6111683 m, 15974 m/sec, 14241544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 400/677 273/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6188310 m, 15325 m/sec, 14418998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 405/677 276/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6275315 m, 17401 m/sec, 14620543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 410/677 280/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6354423 m, 15821 m/sec, 14799849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 415/677 282/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6423044 m, 13724 m/sec, 14978784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 420/677 285/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6494527 m, 14296 m/sec, 15150013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 425/677 289/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6575679 m, 16230 m/sec, 15340560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 430/677 292/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6655769 m, 16018 m/sec, 15525150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 435/677 295/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6724495 m, 13745 m/sec, 15701970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 440/677 299/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6795751 m, 14251 m/sec, 15881375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 445/677 302/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6874566 m, 15763 m/sec, 16054572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 450/677 306/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 6958598 m, 16806 m/sec, 16238599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 455/677 310/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7036444 m, 15569 m/sec, 16412665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 460/677 313/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7113228 m, 15356 m/sec, 16587537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 465/677 316/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7185623 m, 14479 m/sec, 16755671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 470/677 319/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7264540 m, 15783 m/sec, 16938628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 475/677 322/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7339205 m, 14933 m/sec, 17108415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 480/677 325/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7410106 m, 14180 m/sec, 17288057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 485/677 328/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7481092 m, 14197 m/sec, 17458529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 490/677 332/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7553932 m, 14568 m/sec, 17631273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 495/677 335/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7628744 m, 14962 m/sec, 17803493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 500/677 338/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7696279 m, 13507 m/sec, 17966776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 505/677 341/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7755764 m, 11897 m/sec, 18140384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 510/677 344/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7834360 m, 15719 m/sec, 18309250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 515/677 347/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7908183 m, 14764 m/sec, 18471254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 520/677 351/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 7987819 m, 15927 m/sec, 18646550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 525/677 354/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8061630 m, 14762 m/sec, 18808265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 530/677 357/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8135516 m, 14777 m/sec, 18979984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 535/677 360/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8210304 m, 14957 m/sec, 19150257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 540/677 363/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8286226 m, 15184 m/sec, 19330863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 545/677 366/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8358268 m, 14408 m/sec, 19494153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 550/677 369/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8424142 m, 13174 m/sec, 19665546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 555/677 371/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8493905 m, 13952 m/sec, 19828431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 560/677 374/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8566940 m, 14607 m/sec, 20001802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 565/677 377/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8637871 m, 14186 m/sec, 20173231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 570/677 380/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8703966 m, 13219 m/sec, 20333745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 575/677 382/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8766883 m, 12583 m/sec, 20500469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 580/677 385/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8837681 m, 14159 m/sec, 20655708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 585/677 389/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8914859 m, 15435 m/sec, 20825288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 590/677 391/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 8985601 m, 14148 m/sec, 20979802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 595/677 394/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9058620 m, 14603 m/sec, 21144632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 600/677 397/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9129457 m, 14167 m/sec, 21309456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 605/677 400/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9205170 m, 15142 m/sec, 21485434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 610/677 402/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9273230 m, 13612 m/sec, 21645052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 615/677 405/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9340583 m, 13470 m/sec, 21812350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 620/677 407/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9408084 m, 13500 m/sec, 21969524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 625/677 410/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9480705 m, 14524 m/sec, 22141226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 630/677 413/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9550304 m, 13919 m/sec, 22309639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 635/677 415/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9615380 m, 13015 m/sec, 22467695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 640/677 418/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9677486 m, 12421 m/sec, 22633416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 645/677 421/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9751256 m, 14754 m/sec, 22795715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 650/677 425/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9825171 m, 14783 m/sec, 22957615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 655/677 428/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9900379 m, 15041 m/sec, 23123238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 660/677 431/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 9966289 m, 13182 m/sec, 23267750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 665/677 434/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 10036157 m, 13973 m/sec, 23428674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 670/677 437/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 10105057 m, 13780 m/sec, 23592152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 675/677 440/2000 LeafsetExtension-PT-S32C2-LTLFireability-05 10170126 m, 13013 m/sec, 23735569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S32C2-LTLFireability-03
[[35mlola[0m][I] time limit : 676 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LeafsetExtension-PT-S32C2-LTLFireability-05
[[35mlola[0m][I] time limit : 2705 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/676 4/5 LeafsetExtension-PT-S32C2-LTLFireability-05 80200 m, -2017985 m/sec, 169181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for LeafsetExtension-PT-S32C2-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S32C2-LTLFireability-02
[[35mlola[0m][I] time limit : 898 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/898 4/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 82458 m, 16491 m/sec, 173581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/898 8/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 158972 m, 15302 m/sec, 340468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/898 11/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 225570 m, 13319 m/sec, 495178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/898 15/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 305068 m, 15899 m/sec, 673892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/898 18/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 376669 m, 14320 m/sec, 839611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/898 21/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 448366 m, 14339 m/sec, 1000862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/898 24/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 521083 m, 14543 m/sec, 1160994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/898 27/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 586220 m, 13027 m/sec, 1317112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/898 30/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 659063 m, 14568 m/sec, 1479437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/898 34/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 741774 m, 16542 m/sec, 1672901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/898 37/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 816091 m, 14863 m/sec, 1840383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/898 40/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 882618 m, 13305 m/sec, 2009887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/898 43/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 947965 m, 13069 m/sec, 2167099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/898 46/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1020021 m, 14411 m/sec, 2336422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/898 49/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1093617 m, 14719 m/sec, 2510391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/898 52/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1160496 m, 13375 m/sec, 2669622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/898 55/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1219198 m, 11740 m/sec, 2834512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/898 58/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1296956 m, 15551 m/sec, 3003669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/898 62/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1371138 m, 14836 m/sec, 3165716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/898 65/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1442067 m, 14185 m/sec, 3323671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/898 68/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1518332 m, 15253 m/sec, 3501755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/898 71/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1594507 m, 15235 m/sec, 3672836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/898 74/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1663999 m, 13898 m/sec, 3829689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/898 77/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1730296 m, 13259 m/sec, 3980492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/898 80/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1799548 m, 13850 m/sec, 4140844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/898 83/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1870649 m, 14220 m/sec, 4306324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/898 86/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 1946650 m, 15200 m/sec, 4482831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/898 89/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2016182 m, 13906 m/sec, 4643791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/898 91/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2078785 m, 12520 m/sec, 4801305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/898 94/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2144773 m, 13197 m/sec, 4954741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/898 97/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2212984 m, 13642 m/sec, 5118973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/898 100/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2281636 m, 13730 m/sec, 5283286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/898 102/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2345656 m, 12804 m/sec, 5438184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/898 104/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2400521 m, 10973 m/sec, 5593603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/898 108/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2476864 m, 15268 m/sec, 5755024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/898 111/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2548680 m, 14363 m/sec, 5911706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/898 115/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2624230 m, 15110 m/sec, 6081106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/898 118/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2695880 m, 14330 m/sec, 6243080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/898 121/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2764231 m, 13670 m/sec, 6398535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/898 124/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2830030 m, 13159 m/sec, 6545269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/898 126/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2892052 m, 12404 m/sec, 6691013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/898 129/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 2959311 m, 13451 m/sec, 6842813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/898 132/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3027962 m, 13730 m/sec, 7002852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/898 135/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3102050 m, 14817 m/sec, 7175115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/898 138/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3168266 m, 13243 m/sec, 7332610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/898 141/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3230360 m, 12418 m/sec, 7485928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/898 144/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3293885 m, 12705 m/sec, 7633549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 240/898 147/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3361988 m, 13620 m/sec, 7796734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 245/898 149/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3429133 m, 13429 m/sec, 7957655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 250/898 152/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3490619 m, 12297 m/sec, 8105291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 754
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 255/898 154/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3544719 m, 10820 m/sec, 8258295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 260/898 158/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3630461 m, 17148 m/sec, 8443005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 265/898 162/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3711839 m, 16275 m/sec, 8620655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 771
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 270/898 166/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3790956 m, 15823 m/sec, 8797010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 275/898 169/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3869804 m, 15769 m/sec, 8975745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 280/898 173/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 3947053 m, 15449 m/sec, 9149250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 285/898 176/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4019807 m, 14550 m/sec, 9315060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 796
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 290/898 179/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4090474 m, 14133 m/sec, 9478405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 801
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 295/898 183/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4172200 m, 16345 m/sec, 9671109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 807
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 300/898 186/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4249687 m, 15497 m/sec, 9846096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 814
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 305/898 189/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4319135 m, 13889 m/sec, 10021882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 310/898 192/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4388204 m, 13813 m/sec, 10187285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 824
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 315/898 196/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4461829 m, 14725 m/sec, 10362295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 830
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 320/898 199/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4537731 m, 15180 m/sec, 10541532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 836
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 325/898 202/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4606665 m, 13786 m/sec, 10709211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 841
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 330/898 205/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4667633 m, 12193 m/sec, 10876732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 847
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 335/898 208/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4745894 m, 15652 m/sec, 11043705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 852
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 340/898 212/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4819217 m, 14664 m/sec, 11203655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 858
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 345/898 215/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4893801 m, 14916 m/sec, 11366740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 864
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 350/898 218/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 4967472 m, 14734 m/sec, 11532434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 869
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 355/898 221/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5035298 m, 13565 m/sec, 11685530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 874
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 360/898 224/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5099611 m, 12862 m/sec, 11835143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 878
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 365/898 227/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5167600 m, 13597 m/sec, 11989642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 882
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 370/898 230/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5237434 m, 13966 m/sec, 12152242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 888
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 375/898 233/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5311920 m, 14897 m/sec, 12325500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 894
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 380/898 237/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5379181 m, 13452 m/sec, 12484566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 901
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 385/898 239/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5438727 m, 11909 m/sec, 12638341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 905
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 390/898 242/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5505808 m, 13416 m/sec, 12794860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 911
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 395/898 245/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5576922 m, 14222 m/sec, 12958180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 916
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 400/898 248/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5643669 m, 13349 m/sec, 13120285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 922
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 405/898 251/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5706476 m, 12561 m/sec, 13272992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 928
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 410/898 253/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5767013 m, 12107 m/sec, 13434080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 932
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 415/898 257/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5842660 m, 15129 m/sec, 13598996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 939
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 420/898 261/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5923797 m, 16227 m/sec, 13776298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 946
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 425/898 264/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 5996975 m, 14635 m/sec, 13941088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 953
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 430/898 267/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6070748 m, 14754 m/sec, 14107405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 959
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 435/898 270/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6142207 m, 14291 m/sec, 14268629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 965
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 440/898 273/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6209066 m, 13371 m/sec, 14424561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 971
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 445/898 276/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6289325 m, 16051 m/sec, 14610661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 977
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 450/898 279/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6361998 m, 14534 m/sec, 14774646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 983
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 455/898 282/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6428162 m, 13232 m/sec, 14943805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 988
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 460/898 285/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6496285 m, 13624 m/sec, 15104046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 995
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 465/898 288/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6566597 m, 14062 m/sec, 15269482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 1000
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 470/898 291/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6639297 m, 14540 m/sec, 15438842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 1006
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 475/898 294/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6704048 m, 12950 m/sec, 15594202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 1011
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 480/898 297/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6766342 m, 12458 m/sec, 15759762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 1017
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 485/898 300/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6830848 m, 12901 m/sec, 15913147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 1023
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 490/898 303/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6901301 m, 14090 m/sec, 16067043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 1029
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 495/898 307/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 6978997 m, 15539 m/sec, 16236622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 1035
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 500/898 309/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7048979 m, 13996 m/sec, 16390517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 1039
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 505/898 312/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7113821 m, 12968 m/sec, 16541121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 1045
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 510/898 315/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7179632 m, 13162 m/sec, 16690819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 1051
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 515/898 318/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7247622 m, 13598 m/sec, 16848879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 1056
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 520/898 321/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7317979 m, 14071 m/sec, 17013060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 1061
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 525/898 324/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7382955 m, 12995 m/sec, 17159501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 1067
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 530/898 326/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7443986 m, 12206 m/sec, 17314526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 1071
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 535/898 329/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7506094 m, 12421 m/sec, 17462306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 1077
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 540/898 332/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7570061 m, 12793 m/sec, 17610835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 1082
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 545/898 334/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7633589 m, 12705 m/sec, 17756665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 1086
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 550/898 337/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7693737 m, 12029 m/sec, 17903466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 1091
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 555/898 339/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7748997 m, 11052 m/sec, 18045588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 1096
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 560/898 342/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7806909 m, 11582 m/sec, 18197477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 1103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 565/898 345/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7872036 m, 13025 m/sec, 18338292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 1109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 570/898 347/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 7936082 m, 12809 m/sec, 18478317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 1114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 575/898 351/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8006013 m, 13986 m/sec, 18631094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 1121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 580/898 353/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8071083 m, 13014 m/sec, 18773885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 1126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 585/898 356/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8129406 m, 11664 m/sec, 18906912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 1132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 590/898 358/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8194344 m, 12987 m/sec, 19053304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 1137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 595/898 361/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8256822 m, 12495 m/sec, 19199880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 1143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 600/898 364/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8325476 m, 13730 m/sec, 19360455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 1149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 605/898 366/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8387145 m, 12333 m/sec, 19502456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 1154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 610/898 369/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8445703 m, 11711 m/sec, 19649874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 1160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 615/898 371/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8505023 m, 11864 m/sec, 19791442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 1164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 620/898 373/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8567375 m, 12470 m/sec, 19940163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 1169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 625/898 376/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8632724 m, 13069 m/sec, 20094076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 1175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 630/898 378/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8691757 m, 11806 m/sec, 20236048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 1181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 635/898 380/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8743723 m, 10393 m/sec, 20382578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 1186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 640/898 383/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8805450 m, 12345 m/sec, 20524428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 1193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 645/898 385/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8868180 m, 12546 m/sec, 20661716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 1198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 650/898 389/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 8936963 m, 13756 m/sec, 20812185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 1204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 655/898 391/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9001757 m, 12958 m/sec, 20954252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 1209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 660/898 393/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9062582 m, 12165 m/sec, 21092316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 1214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 665/898 396/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9124028 m, 12289 m/sec, 21229069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 1220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 670/898 399/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9193675 m, 13929 m/sec, 21391010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 1226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 675/898 401/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9254261 m, 12117 m/sec, 21531625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 1230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 680/898 403/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9314311 m, 12010 m/sec, 21679145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 1234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 685/898 405/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9373084 m, 11754 m/sec, 21822090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 1239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 690/898 407/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9430051 m, 11393 m/sec, 21954287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 1244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 695/898 410/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9490296 m, 12049 m/sec, 22101154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 1250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 700/898 412/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9554616 m, 12864 m/sec, 22249845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 1255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 705/898 414/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9612159 m, 11508 m/sec, 22388517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 1260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 710/898 416/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9665351 m, 10638 m/sec, 22523265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 1264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 715/898 419/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9721517 m, 11233 m/sec, 22667466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 1269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 720/898 422/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9786160 m, 12928 m/sec, 22809604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 1275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 725/898 425/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9848936 m, 12555 m/sec, 22946420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 1280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 730/898 428/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9916203 m, 13453 m/sec, 23093812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 1286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 735/898 430/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 9974968 m, 11753 m/sec, 23222403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 1290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 740/898 433/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 10036697 m, 12345 m/sec, 23358019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 1295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 745/898 436/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 10100885 m, 12837 m/sec, 23508036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 1300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 750/898 438/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 10165729 m, 12968 m/sec, 23660107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 1304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 755/898 441/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 10224217 m, 11697 m/sec, 23797687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 1309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S32C2-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S32C2-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S32C2-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 763/898 443/2000 LeafsetExtension-PT-S32C2-LTLFireability-02 10267490 m, 8654 m/sec, 23906277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 1313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S32C2"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S32C2, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613900364"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S32C2.tgz
mv LeafsetExtension-PT-S32C2 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;