About the Execution of LoLA for LeafsetExtension-PT-S16C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7952.871 | 3600000.00 | 494005.00 | 9863.70 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613900355.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S16C4, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613900355
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.0K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.3K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K May 19 18:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 13:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Apr 12 13:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Apr 12 13:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 905K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-00
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-01
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-02
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-03
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-04
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-05
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-06
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-07
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-08
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-09
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-10
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-11
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-12
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-13
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-14
FORMULA_NAME LeafsetExtension-PT-S16C4-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717063904245
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 15 LeafsetExtension-PT-S16C4-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for LeafsetExtension-PT-S16C4-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 30 LeafsetExtension-PT-S16C4-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 LeafsetExtension-PT-S16C4-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 LeafsetExtension-PT-S16C4-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 LeafsetExtension-PT-S16C4-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for LeafsetExtension-PT-S16C4-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for LeafsetExtension-PT-S16C4-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for LeafsetExtension-PT-S16C4-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 LeafsetExtension-PT-S16C4-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 LeafsetExtension-PT-S16C4-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/SRCH) for 24 LeafsetExtension-PT-S16C4-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for LeafsetExtension-PT-S16C4-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for LeafsetExtension-PT-S16C4-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/SRCH) for LeafsetExtension-PT-S16C4-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] planning for LeafsetExtension-PT-S16C4-LTLCardinality-08 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 LeafsetExtension-PT-S16C4-LTLCardinality-04
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 LeafsetExtension-PT-S16C4-LTLCardinality-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 LeafsetExtension-PT-S16C4-LTLCardinality-11
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/SRCH) for LeafsetExtension-PT-S16C4-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 57547
[[35mlola[0m][I] fired transitions : 218633
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/449 7/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 496652 m, 99330 m/sec, 781297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/449 12/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 987973 m, 98264 m/sec, 1566813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/449 18/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 1474995 m, 97404 m/sec, 2345775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/449 23/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 1960100 m, 97021 m/sec, 3124838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/449 29/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 2439745 m, 95929 m/sec, 3896861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/449 34/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 2917910 m, 95633 m/sec, 4657376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/449 40/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 3394041 m, 95226 m/sec, 5418732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/449 44/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 3860965 m, 93384 m/sec, 6241838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/449 49/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 4330543 m, 93915 m/sec, 7014414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/449 55/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 4844255 m, 102742 m/sec, 7829021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/449 61/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 5325800 m, 96309 m/sec, 8636767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/449 66/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 5823359 m, 99511 m/sec, 9454658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/449 72/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 6306925 m, 96713 m/sec, 10268113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/449 78/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 6803553 m, 99325 m/sec, 11100611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/449 83/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 7273355 m, 93960 m/sec, 11892102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/449 88/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 7733614 m, 92051 m/sec, 12660955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/449 93/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 8212510 m, 95779 m/sec, 13465472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/449 99/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 8674301 m, 92358 m/sec, 14339499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/449 104/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 9125761 m, 90292 m/sec, 15197540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/449 110/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 9643136 m, 103475 m/sec, 16046416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/449 115/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 10140624 m, 99497 m/sec, 16858693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/449 121/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 10638351 m, 99545 m/sec, 17686359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/449 127/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 11136566 m, 99643 m/sec, 18514923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/449 132/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 11612226 m, 95132 m/sec, 19309628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/449 138/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 12113082 m, 100171 m/sec, 20148121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/449 144/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 12590256 m, 95434 m/sec, 20991363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/449 150/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 13071938 m, 96336 m/sec, 21874439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/449 155/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 13546160 m, 94844 m/sec, 22629945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/449 161/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 14008031 m, 92374 m/sec, 23380092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/449 166/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 14464819 m, 91357 m/sec, 24121347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/449 171/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 14923009 m, 91638 m/sec, 24866806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/449 177/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 15383728 m, 92143 m/sec, 25617544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/449 182/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 15852558 m, 93766 m/sec, 26438289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/449 187/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 16330002 m, 95488 m/sec, 27202033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/449 192/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 16808317 m, 95663 m/sec, 27976670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/449 198/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 17267187 m, 91774 m/sec, 28732544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/449 203/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 17741186 m, 94799 m/sec, 29519769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/449 208/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 18185976 m, 88958 m/sec, 30261112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/449 213/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 18649291 m, 92663 m/sec, 31039544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/449 218/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 19111812 m, 92504 m/sec, 31864801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/449 224/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 19591493 m, 95936 m/sec, 32687841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/449 229/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 20077892 m, 97279 m/sec, 33481828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/449 235/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 20559897 m, 96401 m/sec, 34270620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/449 240/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 21027908 m, 93602 m/sec, 35033060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/449 245/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 21503890 m, 95196 m/sec, 35846992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/449 251/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 22008107 m, 100843 m/sec, 36632876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/449 256/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 22477660 m, 93910 m/sec, 37401003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/449 261/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 22943252 m, 93118 m/sec, 38177972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/449 266/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 23405361 m, 92421 m/sec, 38949456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/449 272/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 23876033 m, 94134 m/sec, 39755031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/449 277/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 24328416 m, 90476 m/sec, 40538950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/449 281/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 24765643 m, 87445 m/sec, 41273488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/449 286/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 25191690 m, 85209 m/sec, 41983761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/449 291/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 25654728 m, 92607 m/sec, 42788190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/449 296/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 26116470 m, 92348 m/sec, 43521750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/449 301/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 26556662 m, 88038 m/sec, 44244999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/449 306/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 26993332 m, 87334 m/sec, 44965376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/449 311/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 27468308 m, 94995 m/sec, 45778054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 295/449 316/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 27934131 m, 93164 m/sec, 46520478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 300/449 321/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 28405886 m, 94351 m/sec, 47288286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 305/449 326/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 28855307 m, 89884 m/sec, 48059784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 310/449 331/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 29295300 m, 87998 m/sec, 48823483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 315/449 336/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 29773423 m, 95624 m/sec, 49603502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 320/449 341/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 30222533 m, 89822 m/sec, 50349296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 325/449 345/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 30654569 m, 86407 m/sec, 51058417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 330/449 350/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 31091723 m, 87430 m/sec, 51824033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 335/449 355/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 31521941 m, 86043 m/sec, 52586455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 340/449 359/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 31942299 m, 84071 m/sec, 53367933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 345/449 364/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 32368638 m, 85267 m/sec, 54114203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 350/449 369/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 32818144 m, 89901 m/sec, 54858963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 355/449 374/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 33278664 m, 92104 m/sec, 55581824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 360/449 379/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 33722216 m, 88710 m/sec, 56270162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 365/449 384/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 34194953 m, 94547 m/sec, 57032721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 370/449 390/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 34666261 m, 94261 m/sec, 57802764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 375/449 395/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 35131433 m, 93034 m/sec, 58563462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 380/449 400/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 35597747 m, 93262 m/sec, 59323526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 385/449 404/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 36033345 m, 87119 m/sec, 60098016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 390/449 409/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 36480793 m, 89489 m/sec, 60867356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 395/449 414/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 36897677 m, 83376 m/sec, 61608767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 400/449 419/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 37335738 m, 87612 m/sec, 62388473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 405/449 424/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 37765857 m, 86023 m/sec, 63150629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 410/449 428/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 38191461 m, 85120 m/sec, 63902168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 415/449 433/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 38618008 m, 85309 m/sec, 64779115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 420/449 438/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 39039660 m, 84330 m/sec, 65554404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 425/449 442/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 39450923 m, 82252 m/sec, 66275499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 430/449 447/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 39865386 m, 82892 m/sec, 67000443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 435/449 451/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 40253891 m, 77701 m/sec, 67684609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 440/449 456/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 40658630 m, 80947 m/sec, 68439469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 445/449 461/2000 LeafsetExtension-PT-S16C4-LTLCardinality-11 41062189 m, 80711 m/sec, 69184121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 LeafsetExtension-PT-S16C4-LTLCardinality-14
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 LeafsetExtension-PT-S16C4-LTLCardinality-11
[[35mlola[0m][I] time limit : 3148 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 LeafsetExtension-PT-S16C4-LTLCardinality-13
[[35mlola[0m][I] time limit : 523 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 LeafsetExtension-PT-S16C4-LTLCardinality-10
[[35mlola[0m][I] time limit : 628 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205942
[[35mlola[0m][I] fired transitions : 789473
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 LeafsetExtension-PT-S16C4-LTLCardinality-09
[[35mlola[0m][I] time limit : 784 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 0/784 1/2000 LeafsetExtension-PT-S16C4-LTLCardinality-09 8201 m, 1640 m/sec, 31859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 187271
[[35mlola[0m][I] fired transitions : 729584
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S16C4-LTLCardinality-05
[[35mlola[0m][I] time limit : 1044 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S16C4-LTLCardinality-03
[[35mlola[0m][I] time limit : 1567 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C4-LTLCardinality-00
[[35mlola[0m][I] time limit : 3134 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C4-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 426
[[35mlola[0m][I] fired transitions : 561
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-LTLCardinality-02: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S16C4"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S16C4, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613900355"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S16C4.tgz
mv LeafsetExtension-PT-S16C4 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;