About the Execution of LoLA for LeafsetExtension-PT-S16C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5781.579 | 3600000.00 | 948310.00 | 10267.90 | ?FTTF????????F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613900353.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S16C4, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613900353
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.0K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.3K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K May 19 18:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 13:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Apr 12 13:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Apr 12 13:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 905K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-00
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-01
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-02
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-03
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-04
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-05
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-06
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-07
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-08
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-09
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-10
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2024-11
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2023-12
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2023-13
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2023-14
FORMULA_NAME LeafsetExtension-PT-S16C4-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717063564245
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S16C4-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 LeafsetExtension-PT-S16C4-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 LeafsetExtension-PT-S16C4-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 LeafsetExtension-PT-S16C4-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 LeafsetExtension-PT-S16C4-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 LeafsetExtension-PT-S16C4-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 LeafsetExtension-PT-S16C4-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for LeafsetExtension-PT-S16C4-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 33 LeafsetExtension-PT-S16C4-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 33 LeafsetExtension-PT-S16C4-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 51 (type EQUN) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S16C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 LeafsetExtension-PT-S16C4-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 LeafsetExtension-PT-S16C4-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 100487
[[35mlola[0m][I] fired transitions : 286272
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 LeafsetExtension-PT-S16C4-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 LeafsetExtension-PT-S16C4-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49700
[[35mlola[0m][I] fired transitions : 144537
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 1/897 1/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 45457 m, 9091 m/sec, 136530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 6/897 4/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 257676 m, 42443 m/sec, 784047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 11/897 7/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 455988 m, 39662 m/sec, 1409683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 16/897 9/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 650214 m, 38845 m/sec, 2020058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 21/897 12/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 843263 m, 38609 m/sec, 2634360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 26/897 14/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1023039 m, 35955 m/sec, 3225463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 31/897 16/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1191944 m, 33781 m/sec, 3831042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 36/897 18/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1363677 m, 34346 m/sec, 4437246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 41/897 20/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1524577 m, 32180 m/sec, 5042961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 46/897 22/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1693197 m, 33724 m/sec, 5637725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 51/897 24/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 1874006 m, 36161 m/sec, 6230520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 56/897 26/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2055903 m, 36379 m/sec, 6831682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 61/897 29/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2240743 m, 36968 m/sec, 7441730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 66/897 31/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2407665 m, 33384 m/sec, 8030411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 71/897 32/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2558251 m, 30117 m/sec, 8605848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 76/897 34/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2719759 m, 32301 m/sec, 9193143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 81/897 36/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 2876812 m, 31410 m/sec, 9776032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 86/897 38/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3036583 m, 31954 m/sec, 10388423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 91/897 39/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3187177 m, 30118 m/sec, 10995572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 96/897 41/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3345353 m, 31635 m/sec, 11612617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 101/897 43/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3493971 m, 29723 m/sec, 12222326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 106/897 45/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3643427 m, 29891 m/sec, 12835457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 111/897 46/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3792003 m, 29715 m/sec, 13444278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 116/897 47/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 3942856 m, 30170 m/sec, 14068734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 121/897 49/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 4124062 m, 36241 m/sec, 14681401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 126/897 51/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 4310055 m, 37198 m/sec, 15336399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 131/897 54/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 4490724 m, 36133 m/sec, 15946333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 136/897 56/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 4658456 m, 33546 m/sec, 16538929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 141/897 58/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 4834354 m, 35179 m/sec, 17168829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 146/897 60/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5000946 m, 33318 m/sec, 17780058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 151/897 61/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5163997 m, 32610 m/sec, 18376935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 156/897 63/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5306945 m, 28589 m/sec, 18968755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 161/897 64/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5438291 m, 26269 m/sec, 19578352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 166/897 66/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5614427 m, 35227 m/sec, 20172117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 171/897 68/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5784262 m, 33967 m/sec, 20804535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 176/897 70/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 5952868 m, 33721 m/sec, 21394770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 181/897 72/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6107831 m, 30992 m/sec, 21959121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 186/897 74/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6278433 m, 34120 m/sec, 22584200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 191/897 76/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6440401 m, 32393 m/sec, 23179902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 196/897 78/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6608142 m, 33548 m/sec, 23765419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 201/897 79/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6738456 m, 26062 m/sec, 24371871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 206/897 81/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 6878378 m, 27984 m/sec, 24957301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 211/897 83/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7052204 m, 34765 m/sec, 25582062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 216/897 85/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7214164 m, 32392 m/sec, 26162339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 221/897 87/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7379034 m, 32974 m/sec, 26774207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 226/897 89/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7530962 m, 30385 m/sec, 27358871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 231/897 91/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7667423 m, 27292 m/sec, 27959293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 236/897 92/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7828481 m, 32211 m/sec, 28555530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 241/897 94/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 7987380 m, 31779 m/sec, 29147730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 246/897 96/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8157186 m, 33961 m/sec, 29744279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 251/897 98/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8313572 m, 31277 m/sec, 30331924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 256/897 100/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8460650 m, 29415 m/sec, 30924095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 261/897 102/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8607009 m, 29271 m/sec, 31529598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 266/897 103/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8759017 m, 30401 m/sec, 32129099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 271/897 105/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 8921276 m, 32451 m/sec, 32736541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 276/897 107/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9078586 m, 31462 m/sec, 33322117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 281/897 109/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9232999 m, 30882 m/sec, 33914749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 286/897 111/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9397989 m, 32998 m/sec, 34501407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 291/897 113/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9540825 m, 28567 m/sec, 35083580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 296/897 114/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9686594 m, 29153 m/sec, 35662903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 301/897 116/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9840761 m, 30833 m/sec, 36243953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 306/897 118/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 9990656 m, 29979 m/sec, 36819215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 311/897 120/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 10149602 m, 31789 m/sec, 37414802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 316/897 122/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 10302323 m, 30544 m/sec, 37996154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 321/897 124/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 10446823 m, 28900 m/sec, 38580477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 326/897 126/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 10643071 m, 39249 m/sec, 39196007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 331/897 129/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 10838783 m, 39142 m/sec, 39803163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 336/897 132/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11023276 m, 36898 m/sec, 40416803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 341/897 134/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11206964 m, 36737 m/sec, 41032421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 346/897 136/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11386911 m, 35989 m/sec, 41628835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 351/897 139/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11564772 m, 35572 m/sec, 42216930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 356/897 141/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11746908 m, 36427 m/sec, 42817179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 361/897 143/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 11926509 m, 35920 m/sec, 43412469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 366/897 145/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12099854 m, 34669 m/sec, 43989119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 371/897 148/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12263009 m, 32631 m/sec, 44557923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 376/897 150/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12442569 m, 35912 m/sec, 45145062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 381/897 152/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12626479 m, 36782 m/sec, 45747960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 386/897 154/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12801495 m, 35003 m/sec, 46329645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 391/897 157/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 12982507 m, 36202 m/sec, 46931698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 396/897 159/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13131120 m, 29722 m/sec, 47515794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 401/897 161/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13302178 m, 34211 m/sec, 48095736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 406/897 163/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13473559 m, 34276 m/sec, 48674269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 411/897 165/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13640127 m, 33313 m/sec, 49241862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 416/897 167/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13809041 m, 33782 m/sec, 49831811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 421/897 169/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 13959683 m, 30128 m/sec, 50411799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 426/897 172/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14134546 m, 34972 m/sec, 51000479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 431/897 174/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14305676 m, 34226 m/sec, 51586093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 436/897 177/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14471698 m, 33204 m/sec, 52162186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 441/897 179/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14641829 m, 34026 m/sec, 52729720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 446/897 181/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14799976 m, 31629 m/sec, 53295455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 451/897 183/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 14966455 m, 33295 m/sec, 53876309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 456/897 186/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15133298 m, 33368 m/sec, 54464018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 461/897 188/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15298317 m, 33003 m/sec, 55043703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 466/897 190/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15455150 m, 31366 m/sec, 55611614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 471/897 192/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15616298 m, 32229 m/sec, 56185449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 476/897 195/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15775510 m, 31842 m/sec, 56754099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 481/897 197/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 15957146 m, 36327 m/sec, 57323017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 486/897 199/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16126977 m, 33966 m/sec, 57885383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 491/897 202/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16299164 m, 34437 m/sec, 58452071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 496/897 203/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16462946 m, 32756 m/sec, 59013766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 501/897 205/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16628361 m, 33083 m/sec, 59573006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 506/897 208/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16812391 m, 36806 m/sec, 60164436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 511/897 209/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 16981945 m, 33910 m/sec, 60720296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 516/897 211/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17151879 m, 33986 m/sec, 61290198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 521/897 213/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17327390 m, 35102 m/sec, 61842331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 526/897 215/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17477302 m, 29982 m/sec, 62376776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 531/897 217/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17622023 m, 28944 m/sec, 62912665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 536/897 219/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17796035 m, 34802 m/sec, 63502996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 541/897 221/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 17954197 m, 31632 m/sec, 64046032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 546/897 223/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18116203 m, 32401 m/sec, 64613342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 551/897 225/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18282303 m, 33220 m/sec, 65172819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 556/897 227/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18444715 m, 32482 m/sec, 65716913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 561/897 228/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18583813 m, 27819 m/sec, 66271380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 566/897 231/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18755352 m, 34307 m/sec, 66852878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 571/897 233/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 18920175 m, 32964 m/sec, 67419113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 576/897 235/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19074070 m, 30779 m/sec, 67963175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 581/897 237/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19236880 m, 32562 m/sec, 68516180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 586/897 239/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19404812 m, 33586 m/sec, 69070096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 591/897 240/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19556571 m, 30351 m/sec, 69622926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 596/897 242/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19715040 m, 31693 m/sec, 70183514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 601/897 244/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 19870868 m, 31165 m/sec, 70741654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 606/897 246/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20039571 m, 33740 m/sec, 71310893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 611/897 248/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20193518 m, 30789 m/sec, 71863673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 616/897 250/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20343310 m, 29958 m/sec, 72415625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 621/897 252/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20496971 m, 30732 m/sec, 72972819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 626/897 254/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20652399 m, 31085 m/sec, 73533100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 631/897 256/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 20830991 m, 35718 m/sec, 74126468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 636/897 259/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21021953 m, 38192 m/sec, 74731501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 641/897 261/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21209602 m, 37529 m/sec, 75335256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 646/897 263/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21395943 m, 37268 m/sec, 75944037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 651/897 265/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21575627 m, 35936 m/sec, 76548279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 656/897 268/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21750614 m, 34997 m/sec, 77138215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 661/897 270/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 21916012 m, 33079 m/sec, 77728479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 666/897 272/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22102035 m, 37204 m/sec, 78333143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 671/897 274/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22282656 m, 36124 m/sec, 78916923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 676/897 276/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22457853 m, 35039 m/sec, 79500821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 681/897 278/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22635063 m, 35442 m/sec, 80094577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 686/897 280/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22796740 m, 32335 m/sec, 80669577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 691/897 283/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 22967018 m, 34055 m/sec, 81256663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 696/897 285/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23144535 m, 35503 m/sec, 81835531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 701/897 287/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23322864 m, 35665 m/sec, 82409933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 706/897 289/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23500415 m, 35510 m/sec, 83007961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 711/897 291/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23671522 m, 34221 m/sec, 83569638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 716/897 292/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23816659 m, 29027 m/sec, 84106681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 721/897 294/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 23979190 m, 32506 m/sec, 84639976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 726/897 296/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24137368 m, 31635 m/sec, 85150728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 731/897 298/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24297739 m, 32074 m/sec, 85683256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 736/897 300/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24463202 m, 33092 m/sec, 86207807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 741/897 302/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24598543 m, 27068 m/sec, 86723794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 746/897 304/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24776652 m, 35621 m/sec, 87317861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 751/897 306/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 24952790 m, 35227 m/sec, 87903387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 756/897 308/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25132416 m, 35925 m/sec, 88493299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 761/897 310/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25294680 m, 32452 m/sec, 89057218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 766/897 312/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25449461 m, 30956 m/sec, 89614813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 771/897 314/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25608124 m, 31732 m/sec, 90146417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 776/897 316/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25768197 m, 32014 m/sec, 90670637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 781/897 318/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 25926540 m, 31668 m/sec, 91207393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 786/897 320/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26112481 m, 37188 m/sec, 91740101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 791/897 323/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26292604 m, 36024 m/sec, 92261708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 796/897 325/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26487237 m, 38926 m/sec, 92774727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 801/897 327/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26631795 m, 28911 m/sec, 93284014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 806/897 329/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26776910 m, 29023 m/sec, 93813874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 811/897 330/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 26926079 m, 29833 m/sec, 94319355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 816/897 332/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27088984 m, 32581 m/sec, 94822475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 821/897 333/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27215003 m, 25203 m/sec, 95337056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 826/897 335/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27369293 m, 30858 m/sec, 95845085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 831/897 337/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27499372 m, 26015 m/sec, 96337980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 836/897 338/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27622801 m, 24685 m/sec, 96837980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 841/897 340/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27748212 m, 25082 m/sec, 97345410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 846/897 342/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 27883924 m, 27142 m/sec, 97895333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 851/897 343/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28012967 m, 25808 m/sec, 98413282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 856/897 345/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28180559 m, 33518 m/sec, 98979289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 861/897 347/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28342492 m, 32386 m/sec, 99539473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 866/897 349/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28501419 m, 31785 m/sec, 100110442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 871/897 351/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28648064 m, 29329 m/sec, 100676145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 876/897 353/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28822329 m, 34853 m/sec, 101234776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 881/897 355/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 28997092 m, 34952 m/sec, 101793958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 886/897 357/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 29150896 m, 30760 m/sec, 102342246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 891/897 359/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 29309508 m, 31722 m/sec, 102878587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 896/897 361/2000 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 29455762 m, 29250 m/sec, 103403517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 LeafsetExtension-PT-S16C4-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 896 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2690 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19597
[[35mlola[0m][I] fired transitions : 151653
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/896 3/5 LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 211204 m, -5848911 m/sec, 632312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 LeafsetExtension-PT-S16C4-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 1340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C4-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 2680 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C4-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S16C4-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S16C4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S16C4-CTLCardinality-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S16C4"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S16C4, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613900353"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S16C4.tgz
mv LeafsetExtension-PT-S16C4 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;