About the Execution of LoLA for LeafsetExtension-PT-S08C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6159.823 | 3600000.00 | 997034.00 | 11695.30 | ?T?TT??FF???FTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613900329.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S08C4, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613900329
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 652K
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.1K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 13:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Apr 12 13:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 13:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 12 13:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 254K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-00
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-01
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-02
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-03
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-04
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-06
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-07
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-08
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-09
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-10
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2024-11
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2023-12
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2023-13
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2023-14
FORMULA_NAME LeafsetExtension-PT-S08C4-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717060684212
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C4-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 LeafsetExtension-PT-S08C4-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 53 (type CNST) for 52 LeafsetExtension-PT-S08C4-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 67 LeafsetExtension-PT-S08C4-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 LeafsetExtension-PT-S08C4-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 53 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type CNST) for 70 LeafsetExtension-PT-S08C4-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 65 (type CNST) for 64 LeafsetExtension-PT-S08C4-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 74 (type CNST) for 73 LeafsetExtension-PT-S08C4-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 71 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 74 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 12 LeafsetExtension-PT-S08C4-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 263
[[35mlola[0m][I] fired transitions : 701
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 09:18:05] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 LeafsetExtension-PT-S08C4-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/327 3/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 466484 m, 93296 m/sec, 1922247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/327 6/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 945826 m, 95868 m/sec, 3838810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/327 9/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 1428260 m, 96486 m/sec, 5688464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 20/327 11/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 1860960 m, 86540 m/sec, 7479764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 25/327 13/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 2280016 m, 83811 m/sec, 9254291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 30/327 16/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 2708511 m, 85699 m/sec, 11057146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 35/327 18/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 3134848 m, 85267 m/sec, 12873326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 40/327 20/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 3579485 m, 88927 m/sec, 14650862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 45/327 23/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 3984004 m, 80903 m/sec, 16376196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 50/327 25/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 4393667 m, 81932 m/sec, 18144015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 55/327 27/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 4824529 m, 86172 m/sec, 19983109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 60/327 30/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 5271670 m, 89428 m/sec, 21767144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 65/327 32/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 5666525 m, 78971 m/sec, 23467198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 70/327 34/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 6076468 m, 81988 m/sec, 25206947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 75/327 36/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 6480631 m, 80832 m/sec, 27003459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 80/327 39/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 6884543 m, 80782 m/sec, 28808162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 85/327 41/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 7286123 m, 80316 m/sec, 30603223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 90/327 43/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 7654346 m, 73644 m/sec, 32340627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 95/327 45/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 8061757 m, 81482 m/sec, 34112257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 100/327 48/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 8480384 m, 83725 m/sec, 35813080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 105/327 51/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 8911395 m, 86202 m/sec, 37539788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 110/327 53/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 9320657 m, 81852 m/sec, 39196646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 115/327 56/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 9741146 m, 84097 m/sec, 40928698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 120/327 58/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 10163215 m, 84413 m/sec, 42771787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 125/327 61/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 10588496 m, 85056 m/sec, 44624690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 130/327 63/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 11004062 m, 83113 m/sec, 46443595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 135/327 66/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 11427068 m, 84601 m/sec, 48170840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 140/327 68/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 11805091 m, 75604 m/sec, 49915034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 145/327 70/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 12151909 m, 69363 m/sec, 51559278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 150/327 72/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 12512753 m, 72168 m/sec, 53115923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 155/327 74/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 12876957 m, 72840 m/sec, 54777991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 160/327 76/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 13245881 m, 73784 m/sec, 56487513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 165/327 78/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 13634223 m, 77668 m/sec, 58185010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 170/327 81/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 14058933 m, 84942 m/sec, 59956642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 175/327 84/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 14511763 m, 90566 m/sec, 61666982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 180/327 86/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 14905326 m, 78712 m/sec, 63306714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 185/327 87/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 15266249 m, 72184 m/sec, 65053076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 190/327 89/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 15609134 m, 68577 m/sec, 66696594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 195/327 91/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 15967132 m, 71599 m/sec, 68357113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 200/327 93/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 16384426 m, 83458 m/sec, 70037765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 205/327 96/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 16807276 m, 84570 m/sec, 71628921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 210/327 98/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 17189329 m, 76410 m/sec, 73219589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 215/327 100/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 17547789 m, 71692 m/sec, 74949245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 220/327 102/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 17887307 m, 67903 m/sec, 76566503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 225/327 104/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 18226515 m, 67841 m/sec, 78179898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 230/327 106/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 18653940 m, 85485 m/sec, 79875443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 235/327 108/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 19022009 m, 73613 m/sec, 81558960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 240/327 110/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 19361739 m, 67946 m/sec, 83232662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 245/327 111/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 19710258 m, 69703 m/sec, 84869217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 250/327 114/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 20121087 m, 82165 m/sec, 86585627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 255/327 116/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 20518576 m, 79497 m/sec, 88175603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 260/327 118/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 20929302 m, 82145 m/sec, 89808318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 265/327 121/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 21305360 m, 75211 m/sec, 91328200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 270/327 122/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 21639011 m, 66730 m/sec, 92977648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 275/327 124/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 21953484 m, 62894 m/sec, 94555714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 280/327 126/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 22296193 m, 68541 m/sec, 96127378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 285/327 128/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 22685603 m, 77882 m/sec, 97815615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 290/327 130/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 23047401 m, 72359 m/sec, 99489106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 295/327 132/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 23425855 m, 75690 m/sec, 101139334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 300/327 134/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 23785906 m, 72010 m/sec, 102779031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 305/327 136/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 24156107 m, 74040 m/sec, 104361115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 310/327 138/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 24497095 m, 68197 m/sec, 105838193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 315/327 140/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 24822003 m, 64981 m/sec, 107354007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 320/327 141/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 25151479 m, 65895 m/sec, 108885589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 325/327 144/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 25607400 m, 91184 m/sec, 110601729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 LeafsetExtension-PT-S08C4-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 3269 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 194
[[35mlola[0m][I] fired transitions : 196
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 1 0 8 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/326 3/5 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 490902 m, -5023299 m/sec, 2029572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 5/362 4/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 583533 m, 116706 m/sec, 2046139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 10/362 7/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 1181857 m, 119664 m/sec, 4020718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 15/362 10/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 1705196 m, 104667 m/sec, 5904486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 20/362 13/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 2198024 m, 98565 m/sec, 7770614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 25/362 16/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 2723446 m, 105084 m/sec, 9644826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 30/362 19/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 3225569 m, 100424 m/sec, 11537032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 35/362 22/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 3750955 m, 105077 m/sec, 13376494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 40/362 24/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 4215495 m, 92908 m/sec, 15204725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 45/362 27/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 4731689 m, 103238 m/sec, 17108461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 50/362 30/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 5258409 m, 105344 m/sec, 18979513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 55/362 32/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 5732358 m, 94789 m/sec, 20804295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 60/362 35/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 6217911 m, 97110 m/sec, 22583476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 65/362 38/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 6755311 m, 107480 m/sec, 24444523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 70/362 41/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 7220630 m, 93063 m/sec, 26267417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 75/362 43/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 7641727 m, 84219 m/sec, 28057438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 80/362 46/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 8149236 m, 101501 m/sec, 29944241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 85/362 49/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 8631860 m, 96524 m/sec, 31672881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 90/362 52/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 9119658 m, 97559 m/sec, 33364819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 95/362 55/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 9602856 m, 96639 m/sec, 35070109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 100/362 58/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 10103658 m, 100160 m/sec, 36939261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 105/362 61/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 10617770 m, 102822 m/sec, 38852311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 110/362 64/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 11128592 m, 102164 m/sec, 40730284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 115/362 67/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 11626492 m, 99580 m/sec, 42543297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 120/362 70/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 12058988 m, 86499 m/sec, 44306694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 125/362 72/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 12446048 m, 77412 m/sec, 46029051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 130/362 74/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 12869865 m, 84763 m/sec, 47706101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 135/362 77/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 13305778 m, 87182 m/sec, 49415354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 140/362 79/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 13747773 m, 88399 m/sec, 51201515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 145/362 82/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 14233687 m, 97182 m/sec, 52985830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 150/362 85/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 14744337 m, 102130 m/sec, 54693551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 155/362 88/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 15248782 m, 100889 m/sec, 56398834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 160/362 91/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 15761252 m, 102494 m/sec, 58064218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 165/362 93/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 16231153 m, 93980 m/sec, 59704097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 170/362 96/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 16727356 m, 99240 m/sec, 61443972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 175/362 99/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 17234829 m, 101494 m/sec, 63181657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 180/362 102/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 17704822 m, 93998 m/sec, 64809415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 185/362 104/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 18163802 m, 91796 m/sec, 66390729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 190/362 107/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 18606041 m, 88447 m/sec, 67955651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 195/362 109/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 19032978 m, 85387 m/sec, 69666550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 200/362 111/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 19451755 m, 83755 m/sec, 71386148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 205/362 113/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 19867047 m, 83058 m/sec, 73124153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 210/362 116/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 20286215 m, 83833 m/sec, 74834112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 215/362 118/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 20691087 m, 80974 m/sec, 76524941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 220/362 120/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 21120235 m, 85829 m/sec, 78238525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 225/362 122/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 21548484 m, 85649 m/sec, 79948050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 230/362 124/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 21955204 m, 81344 m/sec, 81619076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 235/362 126/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 22333212 m, 75601 m/sec, 83197275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 240/362 128/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 22714996 m, 76356 m/sec, 84841438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 245/362 131/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 23161769 m, 89354 m/sec, 86450940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 250/362 133/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 23542846 m, 76215 m/sec, 87991888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 255/362 135/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 23916401 m, 74711 m/sec, 89568074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 260/362 137/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 24283413 m, 73402 m/sec, 91103146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 265/362 139/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 24680065 m, 79330 m/sec, 92744359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 270/362 141/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 25070393 m, 78065 m/sec, 94333267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 275/362 144/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 25569232 m, 99767 m/sec, 96048532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 280/362 146/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 26027987 m, 91751 m/sec, 97725611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 285/362 149/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 26494674 m, 93337 m/sec, 99353174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 290/362 151/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 26964884 m, 94042 m/sec, 100977246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 295/362 154/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 27440329 m, 95089 m/sec, 102632820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 300/362 157/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 27889064 m, 89747 m/sec, 104250076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 305/362 159/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 28361672 m, 94521 m/sec, 105949601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 310/362 162/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 28809806 m, 89626 m/sec, 107604635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 315/362 164/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 29244748 m, 86988 m/sec, 109158136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 320/362 167/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 29721683 m, 95387 m/sec, 110744384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 325/362 169/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 30111175 m, 77898 m/sec, 112277249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 330/362 172/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 30512130 m, 80191 m/sec, 113819867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 335/362 174/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 31004714 m, 98516 m/sec, 115483956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 340/362 177/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 31464360 m, 91929 m/sec, 117099987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 345/362 180/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 31935509 m, 94229 m/sec, 118765960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 350/362 182/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 32397670 m, 92432 m/sec, 120382591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 355/362 185/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 32860971 m, 92660 m/sec, 122070851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 360/362 188/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 33344079 m, 96621 m/sec, 123765974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 361 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 2894 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 5/361 2/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 205367 m, 41073 m/sec, 2053878 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 5/2894 4/5 LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 581134 m, -6552589 m/sec, 2037860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 10/361 3/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 407546 m, 40435 m/sec, 4108725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 15/361 4/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 601681 m, 38827 m/sec, 6131885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 20/361 5/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 808295 m, 41322 m/sec, 8154099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 25/361 6/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1010025 m, 40346 m/sec, 10139904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 30/361 7/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1214296 m, 40854 m/sec, 12144026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 35/361 9/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1412076 m, 39556 m/sec, 14089032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 40/361 10/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1601801 m, 37945 m/sec, 16005554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 45/361 11/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1793420 m, 38323 m/sec, 17952864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 50/361 12/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 1989653 m, 39246 m/sec, 19964395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 55/361 13/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 2185635 m, 39196 m/sec, 21960924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 60/361 14/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 2376660 m, 38205 m/sec, 23902930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 65/361 15/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 2563425 m, 37353 m/sec, 25821170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 70/361 16/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 2751563 m, 37627 m/sec, 27768887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 75/361 17/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 2937838 m, 37255 m/sec, 29698721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 80/361 18/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 3130815 m, 38595 m/sec, 31638700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 85/361 19/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 3320802 m, 37997 m/sec, 33543854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 90/361 20/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 3514123 m, 38664 m/sec, 35475223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 95/361 21/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 3702918 m, 37759 m/sec, 37372254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 100/361 22/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 3887456 m, 36907 m/sec, 39277822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 105/361 23/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 4078033 m, 38115 m/sec, 41243401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 110/361 24/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 4260746 m, 36542 m/sec, 43137391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 115/361 25/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 4452637 m, 38378 m/sec, 45093866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 120/361 26/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 4648287 m, 39130 m/sec, 47126135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 125/361 27/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 4842115 m, 38765 m/sec, 49101341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 130/361 28/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5035238 m, 38624 m/sec, 51039933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 135/361 30/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5230656 m, 39083 m/sec, 52988562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 140/361 31/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5417007 m, 37270 m/sec, 54881321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 145/361 32/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5606022 m, 37803 m/sec, 56837793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 150/361 33/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5789999 m, 36795 m/sec, 58742940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 155/361 34/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 5975715 m, 37143 m/sec, 60643437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 160/361 35/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 6163252 m, 37507 m/sec, 62547203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 165/361 36/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 6348543 m, 37058 m/sec, 64457894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 170/361 37/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 6533818 m, 37055 m/sec, 66423186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 175/361 38/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 6720711 m, 37378 m/sec, 68339218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 180/361 39/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 6900700 m, 35997 m/sec, 70288792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 185/361 40/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7081986 m, 36257 m/sec, 72228748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 190/361 41/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7270800 m, 37762 m/sec, 74150581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 195/361 42/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7447212 m, 35282 m/sec, 76022119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 200/361 43/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7621617 m, 34881 m/sec, 77911920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 205/361 44/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7795907 m, 34858 m/sec, 79823357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 210/361 45/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 7987801 m, 38378 m/sec, 81746092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 215/361 46/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 8177379 m, 37915 m/sec, 83640094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 220/361 47/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 8365865 m, 37697 m/sec, 85516879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 225/361 49/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 8547893 m, 36405 m/sec, 87370996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 230/361 50/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 8737380 m, 37897 m/sec, 89258683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 235/361 51/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 8923179 m, 37159 m/sec, 91121716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 240/361 52/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 9108854 m, 37135 m/sec, 92976781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 245/361 53/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 9289478 m, 36124 m/sec, 94797124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 4 0 0 8 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL EXCL 250/361 54/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-09 9468622 m, 35828 m/sec, 96603551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9509058
[[35mlola[0m][I] fired transitions : 97017041
[[35mlola[0m][I] time used : 252
[[35mlola[0m][I] memory pages used : 54
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 LeafsetExtension-PT-S08C4-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 377 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8505
[[35mlola[0m][I] fired transitions : 30206
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 440 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 528 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 660 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S08C4-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 880 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 1 0 0 11 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 3/880 2/2000 LeafsetExtension-PT-S08C4-CTLCardinality-2024-02 240913 m, 48182 m/sec, 1470086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 247333
[[35mlola[0m][I] fired transitions : 1493056
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S08C4-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 23 LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2639 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for LeafsetExtension-PT-S08C4-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-05: CONJ 0 0 0 0 12 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C4-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C4-CTLCardinality-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C4-CTLCardinality-2023-13: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S08C4"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S08C4, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613900329"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S08C4.tgz
mv LeafsetExtension-PT-S08C4 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;