About the Execution of LoLA for LeafsetExtension-PT-S08C3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.476 | 1009689.00 | 1289949.00 | 3313.30 | ??????T?F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613900323.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S08C3, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613900323
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 800K
-rw-r--r-- 1 mcc users 13K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.8K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 21K Apr 12 13:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 12 13:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Apr 12 13:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 254K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-00
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-01
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-02
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-03
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-04
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-05
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-06
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-07
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-08
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-09
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-10
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-11
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-12
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-13
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-14
FORMULA_NAME LeafsetExtension-PT-S08C3-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717060170253
FORMULA LeafsetExtension-PT-S08C3-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S08C3-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717061179942
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 LeafsetExtension-PT-S08C3-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for LeafsetExtension-PT-S08C3-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 LeafsetExtension-PT-S08C3-LTLCardinality-03
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 6 LeafsetExtension-PT-S08C3-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 28 LeafsetExtension-PT-S08C3-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 28 LeafsetExtension-PT-S08C3-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for LeafsetExtension-PT-S08C3-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 65 (type SRCH) for LeafsetExtension-PT-S08C3-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for LeafsetExtension-PT-S08C3-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 38 LeafsetExtension-PT-S08C3-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for LeafsetExtension-PT-S08C3-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30290
[[35mlola[0m][I] fired transitions : 52450
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 LeafsetExtension-PT-S08C3-LTLCardinality-04
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/257 5/2000 LeafsetExtension-PT-S08C3-LTLCardinality-04 640842 m, 128168 m/sec, 2129967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/257 10/2000 LeafsetExtension-PT-S08C3-LTLCardinality-04 1296078 m, 131047 m/sec, 4247460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/257 14/2000 LeafsetExtension-PT-S08C3-LTLCardinality-04 1905799 m, 121944 m/sec, 6299833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/257 18/2000 LeafsetExtension-PT-S08C3-LTLCardinality-04 2493060 m, 117452 m/sec, 8362537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2787870
[[35mlola[0m][I] fired transitions : 9414188
[[35mlola[0m][I] time used : 22
[[35mlola[0m][I] memory pages used : 20
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 LeafsetExtension-PT-S08C3-LTLCardinality-15
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 LeafsetExtension-PT-S08C3-LTLCardinality-14
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 3/298 3/2000 LeafsetExtension-PT-S08C3-LTLCardinality-14 344958 m, 68991 m/sec, 1086760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 529580
[[35mlola[0m][I] fired transitions : 1687915
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 LeafsetExtension-PT-S08C3-LTLCardinality-11
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 4/324 2/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 254861 m, 50972 m/sec, 1320133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 9/324 5/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 607804 m, 70588 m/sec, 3220685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 14/324 7/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 956155 m, 69670 m/sec, 5143364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 19/324 9/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 1283396 m, 65448 m/sec, 7072912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 24/324 11/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 1613134 m, 65947 m/sec, 8979661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 29/324 13/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 1946002 m, 66573 m/sec, 10866509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 34/324 16/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 2272735 m, 65346 m/sec, 12764544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 39/324 18/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 2585535 m, 62560 m/sec, 14676096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 44/324 20/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 2923434 m, 67579 m/sec, 16515104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 49/324 22/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 3266557 m, 68624 m/sec, 18331277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 54/324 24/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 3604690 m, 67626 m/sec, 20141379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 59/324 27/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 3938251 m, 66712 m/sec, 21976936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 64/324 29/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 4289458 m, 70241 m/sec, 23731860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 69/324 31/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 4621453 m, 66399 m/sec, 25470181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 74/324 33/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 4927258 m, 61161 m/sec, 27217813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 79/324 35/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 5228506 m, 60249 m/sec, 28973387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 84/324 37/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 5530672 m, 60433 m/sec, 30758866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 89/324 39/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 5832352 m, 60336 m/sec, 32496310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 94/324 41/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 6133817 m, 60293 m/sec, 34310630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 99/324 43/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 6445618 m, 62360 m/sec, 36085668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 104/324 46/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 6771315 m, 65139 m/sec, 37827825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 109/324 47/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 7003634 m, 46463 m/sec, 39740799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 114/324 49/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 7299805 m, 59234 m/sec, 41478348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 119/324 50/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 7513538 m, 42746 m/sec, 43357286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 124/324 52/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 7679830 m, 33258 m/sec, 45246585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 129/324 53/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 7960186 m, 56071 m/sec, 47054026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 134/324 55/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 8268926 m, 61748 m/sec, 48850661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 139/324 57/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 8580214 m, 62257 m/sec, 50733104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 144/324 59/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 8811428 m, 46242 m/sec, 52577764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 149/324 61/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 9113026 m, 60319 m/sec, 54313301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 154/324 62/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 9309195 m, 39233 m/sec, 56150896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 159/324 63/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 9487957 m, 35752 m/sec, 57995261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 164/324 65/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 9792316 m, 60871 m/sec, 59768144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 169/324 67/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 10097050 m, 60946 m/sec, 61601032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 174/324 69/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 10372074 m, 55004 m/sec, 63486342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 179/324 71/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 10598895 m, 45364 m/sec, 65440826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 184/324 72/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 10775097 m, 35240 m/sec, 67383812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 189/324 73/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 10964556 m, 37891 m/sec, 69324999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 194/324 74/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 11163399 m, 39768 m/sec, 71304377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 199/324 76/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 11400860 m, 47492 m/sec, 73183517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 204/324 78/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 11751072 m, 70042 m/sec, 74967240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 209/324 81/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 12075939 m, 64973 m/sec, 76657340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 214/324 82/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 12261974 m, 37207 m/sec, 78537559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 219/324 83/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 12464404 m, 40486 m/sec, 80419614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 224/324 85/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 12748231 m, 56765 m/sec, 82304473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 229/324 86/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 12934963 m, 37346 m/sec, 84193933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 234/324 87/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 13088776 m, 30762 m/sec, 86136317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 239/324 88/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 13259222 m, 34089 m/sec, 88166924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 244/324 90/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 13509368 m, 50029 m/sec, 90059056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 249/324 91/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 13660141 m, 30154 m/sec, 92039051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 254/324 92/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 13764086 m, 20789 m/sec, 94100042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 259/324 93/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 14036118 m, 54406 m/sec, 95947372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 264/324 95/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 14334459 m, 59668 m/sec, 97755111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 269/324 97/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 14637629 m, 60634 m/sec, 99590422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 274/324 99/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 14921897 m, 56853 m/sec, 101419222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 279/324 101/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 15209261 m, 57472 m/sec, 103191582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 284/324 103/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 15530870 m, 64321 m/sec, 104953252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 289/324 105/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 15828038 m, 59433 m/sec, 106713703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 294/324 107/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 16138263 m, 62045 m/sec, 108403176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 299/324 109/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 16435145 m, 59376 m/sec, 110142635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 304/324 111/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 16737068 m, 60384 m/sec, 111854633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 309/324 113/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 17024858 m, 57558 m/sec, 113499591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 314/324 115/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 17309682 m, 56964 m/sec, 115113567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 319/324 117/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 17598285 m, 57720 m/sec, 116761239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 324/324 119/2000 LeafsetExtension-PT-S08C3-LTLCardinality-11 17886386 m, 57620 m/sec, 118464821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 LeafsetExtension-PT-S08C3-LTLCardinality-09
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 LeafsetExtension-PT-S08C3-LTLCardinality-11
[[35mlola[0m][I] time limit : 3244 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/324 5/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 566875 m, 113375 m/sec, 1818309 t fired, .
[[35mlola[0m][.] 46 LTL EXCL 5/3244 3/5 LeafsetExtension-PT-S08C3-LTLCardinality-11 327714 m, -3511734 m/sec, 1695980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/324 9/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 1214881 m, 129601 m/sec, 3881492 t fired, .
[[35mlola[0m][.] 46 LTL EXCL 10/294 5/5 LeafsetExtension-PT-S08C3-LTLCardinality-11 676382 m, 69733 m/sec, 3639902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/324 14/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 1821911 m, 121406 m/sec, 5959718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/324 18/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 2405787 m, 116775 m/sec, 8010901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/324 22/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 3001851 m, 119212 m/sec, 10000055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/324 26/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 3595099 m, 118649 m/sec, 12013170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/324 30/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 4153107 m, 111601 m/sec, 14085215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/324 34/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 4722966 m, 113971 m/sec, 16083962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/324 39/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 5330988 m, 121604 m/sec, 18070732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/324 43/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 5897365 m, 113275 m/sec, 20070807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/324 47/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 6451681 m, 110863 m/sec, 21985968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/324 51/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 7022810 m, 114225 m/sec, 23978248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/324 55/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 7670733 m, 129584 m/sec, 26041630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/324 59/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 8264927 m, 118838 m/sec, 28049315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/324 64/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 8873737 m, 121762 m/sec, 30109792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/324 68/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 9434651 m, 112182 m/sec, 32145008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/324 72/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 9964085 m, 105886 m/sec, 34170015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/324 76/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 10547921 m, 116767 m/sec, 36110595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/324 80/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 11057576 m, 101931 m/sec, 37796672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/324 84/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 11628309 m, 114146 m/sec, 39814865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/324 88/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 12197672 m, 113872 m/sec, 41721686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/324 92/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 12748378 m, 110141 m/sec, 43627152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/324 95/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 13242683 m, 98861 m/sec, 45441781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/324 99/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 13746381 m, 100739 m/sec, 47216952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/324 102/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 14255951 m, 101914 m/sec, 49001375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/324 106/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 14740003 m, 96810 m/sec, 50828720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/324 109/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 15209413 m, 93882 m/sec, 52664978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/324 113/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 15778079 m, 113733 m/sec, 54557675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/324 117/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 16269661 m, 98316 m/sec, 56352623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/324 120/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 16745387 m, 95145 m/sec, 58151937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/324 123/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 17235685 m, 98059 m/sec, 59997305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/324 127/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 17724619 m, 97786 m/sec, 61836947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/324 130/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 18196887 m, 94453 m/sec, 63592315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/324 133/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 18614601 m, 83542 m/sec, 65156160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/324 137/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 19103017 m, 97683 m/sec, 66840660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/324 140/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 19644315 m, 108259 m/sec, 68595954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/324 144/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 20184513 m, 108039 m/sec, 70356793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/324 148/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 20708163 m, 104730 m/sec, 72151373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/324 152/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 21223545 m, 103076 m/sec, 73871289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/324 155/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 21715755 m, 98442 m/sec, 75587265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/324 159/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 22231155 m, 103080 m/sec, 77284136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/324 163/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 22765593 m, 106887 m/sec, 79020865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/324 167/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 23326756 m, 112232 m/sec, 80890382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/324 171/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 23834427 m, 101534 m/sec, 82650327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/324 174/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 24355025 m, 104119 m/sec, 84380908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 230/324 178/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 24850491 m, 99093 m/sec, 86033982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 235/324 182/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 25358723 m, 101646 m/sec, 87743941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 240/324 185/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 25842653 m, 96786 m/sec, 89359341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 245/324 189/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 26329977 m, 97464 m/sec, 91016954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-02: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 250/324 192/2000 LeafsetExtension-PT-S08C3-LTLCardinality-09 26814733 m, 96951 m/sec, 92644345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27045459
[[35mlola[0m][I] fired transitions : 93442804
[[35mlola[0m][I] time used : 252
[[35mlola[0m][I] memory pages used : 194
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LeafsetExtension-PT-S08C3-LTLCardinality-07
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LeafsetExtension-PT-S08C3-LTLCardinality-05
[[35mlola[0m][I] time limit : 374 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 226035
[[35mlola[0m][I] fired transitions : 737904
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S08C3-LTLCardinality-01
[[35mlola[0m][I] time limit : 427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S08C3-LTLCardinality-00
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 38 LeafsetExtension-PT-S08C3-LTLCardinality-10
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 6 LeafsetExtension-PT-S08C3-LTLCardinality-02
[[35mlola[0m][I] time limit : 996 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 LeafsetExtension-PT-S08C3-LTLCardinality-13
[[35mlola[0m][I] time limit : 1495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 1/1495 2/2000 LeafsetExtension-PT-S08C3-LTLCardinality-13 232559 m, 46511 m/sec, 442530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 623098
[[35mlola[0m][I] fired transitions : 1237335
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 LeafsetExtension-PT-S08C3-LTLCardinality-12
[[35mlola[0m][I] time limit : 2988 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for LeafsetExtension-PT-S08C3-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-02: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S08C3-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S08C3-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S08C3-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S08C3"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S08C3, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613900323"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S08C3.tgz
mv LeafsetExtension-PT-S08C3 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;