About the Execution of LoLA for LamportFastMutEx-PT-8
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15199.592 | 1311218.00 | 1319705.00 | 1718.00 | FFFFTFTFF?T?FFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-8, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 33K Apr 13 07:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 200K Apr 13 07:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 75K Apr 13 07:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 408K Apr 13 07:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 46K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 28K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 108K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 39K Apr 13 07:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 243K Apr 13 07:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 42K Apr 13 07:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 206K Apr 13 07:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.4K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 329K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-8-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717058965215
FORMULA LamportFastMutEx-PT-8-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-8-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m] [1m[33mLamportFastMutEx-PT-8-LTLFireability-09: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mLamportFastMutEx-PT-8-LTLFireability-11: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1310 secs. Pages in use: 543
BK_STOP 1717060276433
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 82 transitions removed,49 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 15 LamportFastMutEx-PT-8-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for LamportFastMutEx-PT-8-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-PT-8-LTLFireability-06
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LamportFastMutEx-PT-8-LTLFireability-07
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 46 LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 46 LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 28 LamportFastMutEx-PT-8-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1606
[[35mlola[0m][I] fired transitions : 2218
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 LamportFastMutEx-PT-8-LTLFireability-13
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 LamportFastMutEx-PT-8-LTLFireability-12
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 LamportFastMutEx-PT-8-LTLFireability-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 LamportFastMutEx-PT-8-LTLFireability-05
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-8-LTLFireability-00
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for LamportFastMutEx-PT-8-LTLFireability-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 40
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 28 LamportFastMutEx-PT-8-LTLFireability-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 64
[[35mlola[0m][I] fired transitions : 64
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for LamportFastMutEx-PT-8-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LamportFastMutEx-PT-8-LTLFireability-11
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for LamportFastMutEx-PT-8-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for LamportFastMutEx-PT-8-LTLFireability-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 4/514 10/2000 LamportFastMutEx-PT-8-LTLFireability-11 1373139 m, 274627 m/sec, 3871167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 9/514 17/2000 LamportFastMutEx-PT-8-LTLFireability-11 2469635 m, 219299 m/sec, 8403352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 14/514 23/2000 LamportFastMutEx-PT-8-LTLFireability-11 3473814 m, 200835 m/sec, 13056818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 19/514 29/2000 LamportFastMutEx-PT-8-LTLFireability-11 4438377 m, 192912 m/sec, 17638023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 24/514 36/2000 LamportFastMutEx-PT-8-LTLFireability-11 5511607 m, 214646 m/sec, 22056497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 29/514 42/2000 LamportFastMutEx-PT-8-LTLFireability-11 6478128 m, 193304 m/sec, 26580861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 34/514 48/2000 LamportFastMutEx-PT-8-LTLFireability-11 7361149 m, 176604 m/sec, 31079442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 39/514 54/2000 LamportFastMutEx-PT-8-LTLFireability-11 8229371 m, 173644 m/sec, 35685507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 44/514 58/2000 LamportFastMutEx-PT-8-LTLFireability-11 8991739 m, 152473 m/sec, 40216188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 49/514 63/2000 LamportFastMutEx-PT-8-LTLFireability-11 9787371 m, 159126 m/sec, 44764637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 54/514 69/2000 LamportFastMutEx-PT-8-LTLFireability-11 10591423 m, 160810 m/sec, 49396510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 59/514 73/2000 LamportFastMutEx-PT-8-LTLFireability-11 11350073 m, 151730 m/sec, 53843687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 64/514 78/2000 LamportFastMutEx-PT-8-LTLFireability-11 12127057 m, 155396 m/sec, 58246516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 69/514 83/2000 LamportFastMutEx-PT-8-LTLFireability-11 12865856 m, 147759 m/sec, 62762725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 74/514 88/2000 LamportFastMutEx-PT-8-LTLFireability-11 13683188 m, 163466 m/sec, 67271002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 79/514 93/2000 LamportFastMutEx-PT-8-LTLFireability-11 14472008 m, 157764 m/sec, 71758596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 84/514 99/2000 LamportFastMutEx-PT-8-LTLFireability-11 15279851 m, 161568 m/sec, 76310224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 89/514 104/2000 LamportFastMutEx-PT-8-LTLFireability-11 16182470 m, 180523 m/sec, 80848930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 94/514 110/2000 LamportFastMutEx-PT-8-LTLFireability-11 17020339 m, 167573 m/sec, 85416312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 99/514 115/2000 LamportFastMutEx-PT-8-LTLFireability-11 17873127 m, 170557 m/sec, 89863535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 104/514 121/2000 LamportFastMutEx-PT-8-LTLFireability-11 18742230 m, 173820 m/sec, 94259954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 109/514 126/2000 LamportFastMutEx-PT-8-LTLFireability-11 19564413 m, 164436 m/sec, 98745720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 114/514 132/2000 LamportFastMutEx-PT-8-LTLFireability-11 20408131 m, 168743 m/sec, 103278972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 119/514 137/2000 LamportFastMutEx-PT-8-LTLFireability-11 21250778 m, 168529 m/sec, 107720696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 124/514 142/2000 LamportFastMutEx-PT-8-LTLFireability-11 22016688 m, 153182 m/sec, 112185300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 129/514 147/2000 LamportFastMutEx-PT-8-LTLFireability-11 22805201 m, 157702 m/sec, 116657865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 134/514 153/2000 LamportFastMutEx-PT-8-LTLFireability-11 23658371 m, 170634 m/sec, 121153340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 139/514 158/2000 LamportFastMutEx-PT-8-LTLFireability-11 24521986 m, 172723 m/sec, 125699193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 144/514 164/2000 LamportFastMutEx-PT-8-LTLFireability-11 25393383 m, 174279 m/sec, 130150065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 149/514 169/2000 LamportFastMutEx-PT-8-LTLFireability-11 26192047 m, 159732 m/sec, 134530507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 154/514 175/2000 LamportFastMutEx-PT-8-LTLFireability-11 27061677 m, 173926 m/sec, 139171308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 159/514 180/2000 LamportFastMutEx-PT-8-LTLFireability-11 27863195 m, 160303 m/sec, 143578197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 164/514 185/2000 LamportFastMutEx-PT-8-LTLFireability-11 28745579 m, 176476 m/sec, 148045793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 169/514 191/2000 LamportFastMutEx-PT-8-LTLFireability-11 29613934 m, 173671 m/sec, 152468068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 174/514 196/2000 LamportFastMutEx-PT-8-LTLFireability-11 30405543 m, 158321 m/sec, 156874081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 179/514 201/2000 LamportFastMutEx-PT-8-LTLFireability-11 31196166 m, 158124 m/sec, 161260316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 184/514 207/2000 LamportFastMutEx-PT-8-LTLFireability-11 32057297 m, 172226 m/sec, 165730366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 189/514 212/2000 LamportFastMutEx-PT-8-LTLFireability-11 32918632 m, 172267 m/sec, 170234642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 194/514 218/2000 LamportFastMutEx-PT-8-LTLFireability-11 33757801 m, 167833 m/sec, 174656332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 199/514 223/2000 LamportFastMutEx-PT-8-LTLFireability-11 34614058 m, 171251 m/sec, 179031316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 204/514 229/2000 LamportFastMutEx-PT-8-LTLFireability-11 35499726 m, 177133 m/sec, 183510499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 209/514 235/2000 LamportFastMutEx-PT-8-LTLFireability-11 36360437 m, 172142 m/sec, 187942648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 214/514 240/2000 LamportFastMutEx-PT-8-LTLFireability-11 37146666 m, 157245 m/sec, 192257950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 219/514 245/2000 LamportFastMutEx-PT-8-LTLFireability-11 37937494 m, 158165 m/sec, 196575224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 224/514 250/2000 LamportFastMutEx-PT-8-LTLFireability-11 38732278 m, 158956 m/sec, 201084088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 229/514 255/2000 LamportFastMutEx-PT-8-LTLFireability-11 39456345 m, 144813 m/sec, 205703610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 234/514 260/2000 LamportFastMutEx-PT-8-LTLFireability-11 40196472 m, 148025 m/sec, 210230833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 239/514 266/2000 LamportFastMutEx-PT-8-LTLFireability-11 41067180 m, 174141 m/sec, 214722709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 244/514 270/2000 LamportFastMutEx-PT-8-LTLFireability-11 41814279 m, 149419 m/sec, 219257758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 249/514 276/2000 LamportFastMutEx-PT-8-LTLFireability-11 42655841 m, 168312 m/sec, 223663239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 254/514 281/2000 LamportFastMutEx-PT-8-LTLFireability-11 43480530 m, 164937 m/sec, 228106041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 259/514 286/2000 LamportFastMutEx-PT-8-LTLFireability-11 44285728 m, 161039 m/sec, 232390639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 264/514 291/2000 LamportFastMutEx-PT-8-LTLFireability-11 45057267 m, 154307 m/sec, 236661665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 269/514 296/2000 LamportFastMutEx-PT-8-LTLFireability-11 45801691 m, 148884 m/sec, 240928225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 274/514 301/2000 LamportFastMutEx-PT-8-LTLFireability-11 46604957 m, 160653 m/sec, 245441136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 279/514 306/2000 LamportFastMutEx-PT-8-LTLFireability-11 47383964 m, 155801 m/sec, 249749489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 284/514 312/2000 LamportFastMutEx-PT-8-LTLFireability-11 48261791 m, 175565 m/sec, 254101760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 289/514 317/2000 LamportFastMutEx-PT-8-LTLFireability-11 48994498 m, 146541 m/sec, 258568558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 294/514 322/2000 LamportFastMutEx-PT-8-LTLFireability-11 49813319 m, 163764 m/sec, 262933185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 299/514 327/2000 LamportFastMutEx-PT-8-LTLFireability-11 50580434 m, 153423 m/sec, 267371660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 304/514 332/2000 LamportFastMutEx-PT-8-LTLFireability-11 51377972 m, 159507 m/sec, 271608049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 309/514 337/2000 LamportFastMutEx-PT-8-LTLFireability-11 52100723 m, 144550 m/sec, 275863187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 314/514 342/2000 LamportFastMutEx-PT-8-LTLFireability-11 52900679 m, 159991 m/sec, 280317253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 319/514 348/2000 LamportFastMutEx-PT-8-LTLFireability-11 53723101 m, 164484 m/sec, 284703181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 324/514 352/2000 LamportFastMutEx-PT-8-LTLFireability-11 54480034 m, 151386 m/sec, 289136984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 329/514 358/2000 LamportFastMutEx-PT-8-LTLFireability-11 55263751 m, 156743 m/sec, 293397037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 334/514 362/2000 LamportFastMutEx-PT-8-LTLFireability-11 56027825 m, 152814 m/sec, 297805893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 339/514 367/2000 LamportFastMutEx-PT-8-LTLFireability-11 56754270 m, 145289 m/sec, 302014637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 344/514 372/2000 LamportFastMutEx-PT-8-LTLFireability-11 57478612 m, 144868 m/sec, 306288944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 349/514 377/2000 LamportFastMutEx-PT-8-LTLFireability-11 58262674 m, 156812 m/sec, 310724571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 354/514 382/2000 LamportFastMutEx-PT-8-LTLFireability-11 59055334 m, 158532 m/sec, 315063986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 359/514 388/2000 LamportFastMutEx-PT-8-LTLFireability-11 59899863 m, 168905 m/sec, 319418808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 364/514 393/2000 LamportFastMutEx-PT-8-LTLFireability-11 60664580 m, 152943 m/sec, 323730313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 369/514 397/2000 LamportFastMutEx-PT-8-LTLFireability-11 61339023 m, 134888 m/sec, 328240606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 374/514 402/2000 LamportFastMutEx-PT-8-LTLFireability-11 62112335 m, 154662 m/sec, 332587836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 379/514 407/2000 LamportFastMutEx-PT-8-LTLFireability-11 62853745 m, 148282 m/sec, 336970199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 384/514 412/2000 LamportFastMutEx-PT-8-LTLFireability-11 63614745 m, 152200 m/sec, 341151302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 389/514 417/2000 LamportFastMutEx-PT-8-LTLFireability-11 64396825 m, 156416 m/sec, 345535913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 394/514 421/2000 LamportFastMutEx-PT-8-LTLFireability-11 65073597 m, 135354 m/sec, 349732162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 399/514 426/2000 LamportFastMutEx-PT-8-LTLFireability-11 65806674 m, 146615 m/sec, 354162514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 404/514 431/2000 LamportFastMutEx-PT-8-LTLFireability-11 66613469 m, 161359 m/sec, 358583910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 409/514 436/2000 LamportFastMutEx-PT-8-LTLFireability-11 67352457 m, 147797 m/sec, 363060371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 414/514 441/2000 LamportFastMutEx-PT-8-LTLFireability-11 68108947 m, 151298 m/sec, 367324583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 419/514 446/2000 LamportFastMutEx-PT-8-LTLFireability-11 68879137 m, 154038 m/sec, 371808462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 424/514 451/2000 LamportFastMutEx-PT-8-LTLFireability-11 69675967 m, 159366 m/sec, 376209242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 429/514 455/2000 LamportFastMutEx-PT-8-LTLFireability-11 70228017 m, 110410 m/sec, 380242847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 434/514 459/2000 LamportFastMutEx-PT-8-LTLFireability-11 70951578 m, 144712 m/sec, 384521798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 439/514 464/2000 LamportFastMutEx-PT-8-LTLFireability-11 71708685 m, 151421 m/sec, 388856746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 444/514 469/2000 LamportFastMutEx-PT-8-LTLFireability-11 72486744 m, 155611 m/sec, 393188733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 449/514 474/2000 LamportFastMutEx-PT-8-LTLFireability-11 73252398 m, 153130 m/sec, 397670314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 454/514 479/2000 LamportFastMutEx-PT-8-LTLFireability-11 74021593 m, 153839 m/sec, 402059865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 459/514 484/2000 LamportFastMutEx-PT-8-LTLFireability-11 74793222 m, 154325 m/sec, 406469733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 464/514 489/2000 LamportFastMutEx-PT-8-LTLFireability-11 75588539 m, 159063 m/sec, 410917568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 469/514 495/2000 LamportFastMutEx-PT-8-LTLFireability-11 76395477 m, 161387 m/sec, 415334185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 474/514 499/2000 LamportFastMutEx-PT-8-LTLFireability-11 77142989 m, 149502 m/sec, 419910180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 479/514 504/2000 LamportFastMutEx-PT-8-LTLFireability-11 77806063 m, 132614 m/sec, 424445742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 484/514 508/2000 LamportFastMutEx-PT-8-LTLFireability-11 78457127 m, 130212 m/sec, 428999361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 489/514 512/2000 LamportFastMutEx-PT-8-LTLFireability-11 79122972 m, 133169 m/sec, 433351741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 494/514 517/2000 LamportFastMutEx-PT-8-LTLFireability-11 79850758 m, 145557 m/sec, 437746474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 499/514 522/2000 LamportFastMutEx-PT-8-LTLFireability-11 80627771 m, 155402 m/sec, 442076438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 504/514 528/2000 LamportFastMutEx-PT-8-LTLFireability-11 81443799 m, 163205 m/sec, 446447702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 509/514 533/2000 LamportFastMutEx-PT-8-LTLFireability-11 82246814 m, 160603 m/sec, 450825915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 514/514 538/2000 LamportFastMutEx-PT-8-LTLFireability-11 83049392 m, 160515 m/sec, 455204636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 LamportFastMutEx-PT-8-LTLFireability-04
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 LamportFastMutEx-PT-8-LTLFireability-11
[[35mlola[0m][I] time limit : 3080 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 LamportFastMutEx-PT-8-LTLFireability-15
[[35mlola[0m][I] time limit : 615 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 LamportFastMutEx-PT-8-LTLFireability-09
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/768 2/2000 LamportFastMutEx-PT-8-LTLFireability-09 266896 m, 53379 m/sec, 603831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/768 4/2000 LamportFastMutEx-PT-8-LTLFireability-09 527372 m, 52095 m/sec, 1289551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/768 6/2000 LamportFastMutEx-PT-8-LTLFireability-09 792034 m, 52932 m/sec, 2160359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/768 7/2000 LamportFastMutEx-PT-8-LTLFireability-09 1044260 m, 50445 m/sec, 3054494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/768 9/2000 LamportFastMutEx-PT-8-LTLFireability-09 1309139 m, 52975 m/sec, 3988428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/768 11/2000 LamportFastMutEx-PT-8-LTLFireability-09 1556014 m, 49375 m/sec, 4966134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/768 13/2000 LamportFastMutEx-PT-8-LTLFireability-09 1860598 m, 60916 m/sec, 6141607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/768 15/2000 LamportFastMutEx-PT-8-LTLFireability-09 2154285 m, 58737 m/sec, 7356171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/768 17/2000 LamportFastMutEx-PT-8-LTLFireability-09 2405420 m, 50227 m/sec, 8323937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/768 18/2000 LamportFastMutEx-PT-8-LTLFireability-09 2668289 m, 52573 m/sec, 9203020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/768 21/2000 LamportFastMutEx-PT-8-LTLFireability-09 2993458 m, 65033 m/sec, 10383252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/768 23/2000 LamportFastMutEx-PT-8-LTLFireability-09 3263252 m, 53958 m/sec, 11333952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/768 24/2000 LamportFastMutEx-PT-8-LTLFireability-09 3507638 m, 48877 m/sec, 12149131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/768 26/2000 LamportFastMutEx-PT-8-LTLFireability-09 3745446 m, 47561 m/sec, 13039481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/768 27/2000 LamportFastMutEx-PT-8-LTLFireability-09 3978562 m, 46623 m/sec, 14046287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/768 29/2000 LamportFastMutEx-PT-8-LTLFireability-09 4220238 m, 48335 m/sec, 14948271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/768 30/2000 LamportFastMutEx-PT-8-LTLFireability-09 4449811 m, 45914 m/sec, 15805018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/768 32/2000 LamportFastMutEx-PT-8-LTLFireability-09 4669256 m, 43889 m/sec, 16693955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/768 33/2000 LamportFastMutEx-PT-8-LTLFireability-09 4900569 m, 46262 m/sec, 17555450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/768 35/2000 LamportFastMutEx-PT-8-LTLFireability-09 5133531 m, 46592 m/sec, 18403485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/768 36/2000 LamportFastMutEx-PT-8-LTLFireability-09 5348801 m, 43054 m/sec, 19251912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/768 38/2000 LamportFastMutEx-PT-8-LTLFireability-09 5575574 m, 45354 m/sec, 20086649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/768 39/2000 LamportFastMutEx-PT-8-LTLFireability-09 5807391 m, 46363 m/sec, 20961478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/768 41/2000 LamportFastMutEx-PT-8-LTLFireability-09 6047213 m, 47964 m/sec, 21914103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/768 42/2000 LamportFastMutEx-PT-8-LTLFireability-09 6274695 m, 45496 m/sec, 22810935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/768 44/2000 LamportFastMutEx-PT-8-LTLFireability-09 6484759 m, 42012 m/sec, 23690933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/768 45/2000 LamportFastMutEx-PT-8-LTLFireability-09 6736036 m, 50255 m/sec, 24516600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/768 47/2000 LamportFastMutEx-PT-8-LTLFireability-09 6974816 m, 47756 m/sec, 25356872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/768 49/2000 LamportFastMutEx-PT-8-LTLFireability-09 7211908 m, 47418 m/sec, 26274392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/768 50/2000 LamportFastMutEx-PT-8-LTLFireability-09 7429041 m, 43426 m/sec, 27191558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/768 52/2000 LamportFastMutEx-PT-8-LTLFireability-09 7667995 m, 47790 m/sec, 28122536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/768 53/2000 LamportFastMutEx-PT-8-LTLFireability-09 7892710 m, 44943 m/sec, 29125409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/768 54/2000 LamportFastMutEx-PT-8-LTLFireability-09 8103463 m, 42150 m/sec, 30024641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/768 56/2000 LamportFastMutEx-PT-8-LTLFireability-09 8302264 m, 39760 m/sec, 30960408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/768 58/2000 LamportFastMutEx-PT-8-LTLFireability-09 8612761 m, 62099 m/sec, 32286622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/768 59/2000 LamportFastMutEx-PT-8-LTLFireability-09 8847281 m, 46904 m/sec, 33147324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/768 61/2000 LamportFastMutEx-PT-8-LTLFireability-09 9061638 m, 42871 m/sec, 34057742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/768 62/2000 LamportFastMutEx-PT-8-LTLFireability-09 9265122 m, 40696 m/sec, 34992848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/768 63/2000 LamportFastMutEx-PT-8-LTLFireability-09 9460956 m, 39166 m/sec, 35935302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/768 65/2000 LamportFastMutEx-PT-8-LTLFireability-09 9670468 m, 41902 m/sec, 36937738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/768 66/2000 LamportFastMutEx-PT-8-LTLFireability-09 9900680 m, 46042 m/sec, 37930411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/768 68/2000 LamportFastMutEx-PT-8-LTLFireability-09 10123613 m, 44586 m/sec, 38932792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/768 69/2000 LamportFastMutEx-PT-8-LTLFireability-09 10349715 m, 45220 m/sec, 39817232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/768 71/2000 LamportFastMutEx-PT-8-LTLFireability-09 10568645 m, 43786 m/sec, 40683483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/768 72/2000 LamportFastMutEx-PT-8-LTLFireability-09 10794791 m, 45229 m/sec, 41555799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/768 74/2000 LamportFastMutEx-PT-8-LTLFireability-09 11054248 m, 51891 m/sec, 42474637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/768 75/2000 LamportFastMutEx-PT-8-LTLFireability-09 11270947 m, 43339 m/sec, 43410197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/768 77/2000 LamportFastMutEx-PT-8-LTLFireability-09 11475010 m, 40812 m/sec, 44365868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/768 78/2000 LamportFastMutEx-PT-8-LTLFireability-09 11711248 m, 47247 m/sec, 45253002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/768 80/2000 LamportFastMutEx-PT-8-LTLFireability-09 11947835 m, 47317 m/sec, 46177280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/768 81/2000 LamportFastMutEx-PT-8-LTLFireability-09 12168259 m, 44084 m/sec, 47130622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/768 83/2000 LamportFastMutEx-PT-8-LTLFireability-09 12386023 m, 43552 m/sec, 47965482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/768 84/2000 LamportFastMutEx-PT-8-LTLFireability-09 12604346 m, 43664 m/sec, 48806200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/768 85/2000 LamportFastMutEx-PT-8-LTLFireability-09 12797253 m, 38581 m/sec, 49683981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/768 86/2000 LamportFastMutEx-PT-8-LTLFireability-09 12979213 m, 36392 m/sec, 50544807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/768 88/2000 LamportFastMutEx-PT-8-LTLFireability-09 13173915 m, 38940 m/sec, 51457418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/768 89/2000 LamportFastMutEx-PT-8-LTLFireability-09 13380550 m, 41327 m/sec, 52351607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/768 91/2000 LamportFastMutEx-PT-8-LTLFireability-09 13617842 m, 47458 m/sec, 53210514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/768 92/2000 LamportFastMutEx-PT-8-LTLFireability-09 13844886 m, 45408 m/sec, 54046745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/768 94/2000 LamportFastMutEx-PT-8-LTLFireability-09 14075674 m, 46157 m/sec, 54936675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/768 95/2000 LamportFastMutEx-PT-8-LTLFireability-09 14299481 m, 44761 m/sec, 55846655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 310/768 96/2000 LamportFastMutEx-PT-8-LTLFireability-09 14503468 m, 40797 m/sec, 56795365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 315/768 98/2000 LamportFastMutEx-PT-8-LTLFireability-09 14727984 m, 44903 m/sec, 57676671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 320/768 99/2000 LamportFastMutEx-PT-8-LTLFireability-09 14936548 m, 41712 m/sec, 58579203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 325/768 101/2000 LamportFastMutEx-PT-8-LTLFireability-09 15186920 m, 50074 m/sec, 59506056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 330/768 103/2000 LamportFastMutEx-PT-8-LTLFireability-09 15447660 m, 52148 m/sec, 60509814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 335/768 104/2000 LamportFastMutEx-PT-8-LTLFireability-09 15678800 m, 46228 m/sec, 61367272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 340/768 106/2000 LamportFastMutEx-PT-8-LTLFireability-09 15913319 m, 46903 m/sec, 62236433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 345/768 107/2000 LamportFastMutEx-PT-8-LTLFireability-09 16137721 m, 44880 m/sec, 63174893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 350/768 109/2000 LamportFastMutEx-PT-8-LTLFireability-09 16371924 m, 46840 m/sec, 64099124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 355/768 111/2000 LamportFastMutEx-PT-8-LTLFireability-09 16633576 m, 52330 m/sec, 65041664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 360/768 112/2000 LamportFastMutEx-PT-8-LTLFireability-09 16866154 m, 46515 m/sec, 65918922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 365/768 114/2000 LamportFastMutEx-PT-8-LTLFireability-09 17102979 m, 47365 m/sec, 66823197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 370/768 115/2000 LamportFastMutEx-PT-8-LTLFireability-09 17324620 m, 44328 m/sec, 67815117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 375/768 117/2000 LamportFastMutEx-PT-8-LTLFireability-09 17550497 m, 45175 m/sec, 68742777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 380/768 118/2000 LamportFastMutEx-PT-8-LTLFireability-09 17798422 m, 49585 m/sec, 69710857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 385/768 120/2000 LamportFastMutEx-PT-8-LTLFireability-09 18017646 m, 43844 m/sec, 70644118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 390/768 121/2000 LamportFastMutEx-PT-8-LTLFireability-09 18253619 m, 47194 m/sec, 71577489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 395/768 123/2000 LamportFastMutEx-PT-8-LTLFireability-09 18468521 m, 42980 m/sec, 72575424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 400/768 124/2000 LamportFastMutEx-PT-8-LTLFireability-09 18726874 m, 51670 m/sec, 73730493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 405/768 126/2000 LamportFastMutEx-PT-8-LTLFireability-09 18982512 m, 51127 m/sec, 74910976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 410/768 128/2000 LamportFastMutEx-PT-8-LTLFireability-09 19259842 m, 55466 m/sec, 75923432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 415/768 130/2000 LamportFastMutEx-PT-8-LTLFireability-09 19500739 m, 48179 m/sec, 76757409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 420/768 132/2000 LamportFastMutEx-PT-8-LTLFireability-09 19764041 m, 52660 m/sec, 77678855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 425/768 133/2000 LamportFastMutEx-PT-8-LTLFireability-09 19972041 m, 41600 m/sec, 78645910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 430/768 134/2000 LamportFastMutEx-PT-8-LTLFireability-09 20211092 m, 47810 m/sec, 79489455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 435/768 136/2000 LamportFastMutEx-PT-8-LTLFireability-09 20436415 m, 45064 m/sec, 80443632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 440/768 138/2000 LamportFastMutEx-PT-8-LTLFireability-09 20682242 m, 49165 m/sec, 81470582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 445/768 139/2000 LamportFastMutEx-PT-8-LTLFireability-09 20922108 m, 47973 m/sec, 82458757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 450/768 141/2000 LamportFastMutEx-PT-8-LTLFireability-09 21154291 m, 46436 m/sec, 83322600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 455/768 142/2000 LamportFastMutEx-PT-8-LTLFireability-09 21378953 m, 44932 m/sec, 84303981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 460/768 144/2000 LamportFastMutEx-PT-8-LTLFireability-09 21590781 m, 42365 m/sec, 85200884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 465/768 145/2000 LamportFastMutEx-PT-8-LTLFireability-09 21797015 m, 41246 m/sec, 86103584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 470/768 146/2000 LamportFastMutEx-PT-8-LTLFireability-09 22020496 m, 44696 m/sec, 86963048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 475/768 148/2000 LamportFastMutEx-PT-8-LTLFireability-09 22250679 m, 46036 m/sec, 87812235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 480/768 150/2000 LamportFastMutEx-PT-8-LTLFireability-09 22475512 m, 44966 m/sec, 88641054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 485/768 151/2000 LamportFastMutEx-PT-8-LTLFireability-09 22691616 m, 43220 m/sec, 89426766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 490/768 152/2000 LamportFastMutEx-PT-8-LTLFireability-09 22899011 m, 41479 m/sec, 90299564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 495/768 154/2000 LamportFastMutEx-PT-8-LTLFireability-09 23177770 m, 55751 m/sec, 91477153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 500/768 156/2000 LamportFastMutEx-PT-8-LTLFireability-09 23407487 m, 45943 m/sec, 92516801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 505/768 157/2000 LamportFastMutEx-PT-8-LTLFireability-09 23641064 m, 46715 m/sec, 93434611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 510/768 159/2000 LamportFastMutEx-PT-8-LTLFireability-09 23882387 m, 48264 m/sec, 94428727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 515/768 161/2000 LamportFastMutEx-PT-8-LTLFireability-09 24133924 m, 50307 m/sec, 95482050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 520/768 162/2000 LamportFastMutEx-PT-8-LTLFireability-09 24389349 m, 51085 m/sec, 96766194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 525/768 164/2000 LamportFastMutEx-PT-8-LTLFireability-09 24609286 m, 43987 m/sec, 97741026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 530/768 166/2000 LamportFastMutEx-PT-8-LTLFireability-09 24843376 m, 46818 m/sec, 98615476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 535/768 167/2000 LamportFastMutEx-PT-8-LTLFireability-09 25082704 m, 47865 m/sec, 99465908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 540/768 168/2000 LamportFastMutEx-PT-8-LTLFireability-09 25293156 m, 42090 m/sec, 100413660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 545/768 170/2000 LamportFastMutEx-PT-8-LTLFireability-09 25533190 m, 48006 m/sec, 101300597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 550/768 172/2000 LamportFastMutEx-PT-8-LTLFireability-09 25774098 m, 48181 m/sec, 102248033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 555/768 173/2000 LamportFastMutEx-PT-8-LTLFireability-09 25979213 m, 41023 m/sec, 103086690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 560/768 174/2000 LamportFastMutEx-PT-8-LTLFireability-09 26186441 m, 41445 m/sec, 103940074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 565/768 176/2000 LamportFastMutEx-PT-8-LTLFireability-09 26386191 m, 39950 m/sec, 104806760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 570/768 177/2000 LamportFastMutEx-PT-8-LTLFireability-09 26585716 m, 39905 m/sec, 105740566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 575/768 179/2000 LamportFastMutEx-PT-8-LTLFireability-09 26820010 m, 46858 m/sec, 106732243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 580/768 180/2000 LamportFastMutEx-PT-8-LTLFireability-09 27054342 m, 46866 m/sec, 107619910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 585/768 182/2000 LamportFastMutEx-PT-8-LTLFireability-09 27254032 m, 39938 m/sec, 108466768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 590/768 183/2000 LamportFastMutEx-PT-8-LTLFireability-09 27507467 m, 50687 m/sec, 109411475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 595/768 185/2000 LamportFastMutEx-PT-8-LTLFireability-09 27728129 m, 44132 m/sec, 110278787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 600/768 186/2000 LamportFastMutEx-PT-8-LTLFireability-09 27953340 m, 45042 m/sec, 111209941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 605/768 188/2000 LamportFastMutEx-PT-8-LTLFireability-09 28206407 m, 50613 m/sec, 112083087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 610/768 190/2000 LamportFastMutEx-PT-8-LTLFireability-09 28454417 m, 49602 m/sec, 113006849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 615/768 191/2000 LamportFastMutEx-PT-8-LTLFireability-09 28690555 m, 47227 m/sec, 114010853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 620/768 193/2000 LamportFastMutEx-PT-8-LTLFireability-09 28926252 m, 47139 m/sec, 114876944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 625/768 194/2000 LamportFastMutEx-PT-8-LTLFireability-09 29176605 m, 50070 m/sec, 115819484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 630/768 196/2000 LamportFastMutEx-PT-8-LTLFireability-09 29433524 m, 51383 m/sec, 116879976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 635/768 198/2000 LamportFastMutEx-PT-8-LTLFireability-09 29651983 m, 43691 m/sec, 117761822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 640/768 199/2000 LamportFastMutEx-PT-8-LTLFireability-09 29874393 m, 44482 m/sec, 118691619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 645/768 201/2000 LamportFastMutEx-PT-8-LTLFireability-09 30116485 m, 48418 m/sec, 119549890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 650/768 202/2000 LamportFastMutEx-PT-8-LTLFireability-09 30344282 m, 45559 m/sec, 120477129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 655/768 204/2000 LamportFastMutEx-PT-8-LTLFireability-09 30559103 m, 42964 m/sec, 121318796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 660/768 205/2000 LamportFastMutEx-PT-8-LTLFireability-09 30810132 m, 50205 m/sec, 122414895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 665/768 207/2000 LamportFastMutEx-PT-8-LTLFireability-09 31060527 m, 50079 m/sec, 123475464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 670/768 209/2000 LamportFastMutEx-PT-8-LTLFireability-09 31293623 m, 46619 m/sec, 124456549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 675/768 210/2000 LamportFastMutEx-PT-8-LTLFireability-09 31522205 m, 45716 m/sec, 125406918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 680/768 212/2000 LamportFastMutEx-PT-8-LTLFireability-09 31764636 m, 48486 m/sec, 126303261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 685/768 213/2000 LamportFastMutEx-PT-8-LTLFireability-09 32011601 m, 49393 m/sec, 127191502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 690/768 215/2000 LamportFastMutEx-PT-8-LTLFireability-09 32247614 m, 47202 m/sec, 128078001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 695/768 216/2000 LamportFastMutEx-PT-8-LTLFireability-09 32469240 m, 44325 m/sec, 129024719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 700/768 218/2000 LamportFastMutEx-PT-8-LTLFireability-09 32730431 m, 52238 m/sec, 130012817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 705/768 220/2000 LamportFastMutEx-PT-8-LTLFireability-09 32990668 m, 52047 m/sec, 131013341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 710/768 221/2000 LamportFastMutEx-PT-8-LTLFireability-09 33217104 m, 45287 m/sec, 131881318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 715/768 223/2000 LamportFastMutEx-PT-8-LTLFireability-09 33461380 m, 48855 m/sec, 132923565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 720/768 225/2000 LamportFastMutEx-PT-8-LTLFireability-09 33746971 m, 57118 m/sec, 134158186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 725/768 227/2000 LamportFastMutEx-PT-8-LTLFireability-09 34008141 m, 52234 m/sec, 135249481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 730/768 228/2000 LamportFastMutEx-PT-8-LTLFireability-09 34230523 m, 44476 m/sec, 136133543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 735/768 230/2000 LamportFastMutEx-PT-8-LTLFireability-09 34522981 m, 58491 m/sec, 137336196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 740/768 232/2000 LamportFastMutEx-PT-8-LTLFireability-09 34741589 m, 43721 m/sec, 138309533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 745/768 233/2000 LamportFastMutEx-PT-8-LTLFireability-09 34978664 m, 47415 m/sec, 139228248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 750/768 235/2000 LamportFastMutEx-PT-8-LTLFireability-09 35201234 m, 44514 m/sec, 140165413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 755/768 236/2000 LamportFastMutEx-PT-8-LTLFireability-09 35455263 m, 50805 m/sec, 141151052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 760/768 238/2000 LamportFastMutEx-PT-8-LTLFireability-09 35680571 m, 45061 m/sec, 142154773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 765/768 240/2000 LamportFastMutEx-PT-8-LTLFireability-09 35929759 m, 49837 m/sec, 143171421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-8-LTLFireability-03
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 LamportFastMutEx-PT-8-LTLFireability-09
[[35mlola[0m][I] time limit : 2305 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/768 2/5 LamportFastMutEx-PT-8-LTLFireability-09 264351 m, -7133081 m/sec, 597399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/768 4/5 LamportFastMutEx-PT-8-LTLFireability-09 522234 m, 51576 m/sec, 1275952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-8-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-8-LTLFireability-01
[[35mlola[0m][I] time limit : 1145 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-PT-8-LTLFireability-02
[[35mlola[0m][I] time limit : 2290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for LamportFastMutEx-PT-8-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-8"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-8, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-8.tgz
mv LamportFastMutEx-PT-8 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;