About the Execution of LoLA for LamportFastMutEx-PT-8
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.951 | 1429217.00 | 1764722.00 | 4994.10 | ?????????F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800306.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-8, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800306
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 33K Apr 13 07:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 200K Apr 13 07:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 75K Apr 13 07:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 408K Apr 13 07:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 46K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 28K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 108K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 39K Apr 13 07:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 243K Apr 13 07:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 42K Apr 13 07:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 206K Apr 13 07:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.4K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 329K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-8-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717058400225
FORMULA LamportFastMutEx-PT-8-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717059829442
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 82 transitions removed,49 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 LamportFastMutEx-PT-8-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for LamportFastMutEx-PT-8-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 18 LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 119 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 18 LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 18 LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 08:40:05] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 18 LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 54 LamportFastMutEx-PT-8-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 45 LamportFastMutEx-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/224 4/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 688820 m, 137764 m/sec, 3427655 t fired, .
[[35mlola[0m][.] 79 EF STEQ 4/3594 0/5 LamportFastMutEx-PT-8-CTLFireability-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/224 6/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 1274768 m, 117189 m/sec, 7307918 t fired, .
[[35mlola[0m][.] 79 EF STEQ 9/3594 0/5 LamportFastMutEx-PT-8-CTLFireability-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for LamportFastMutEx-PT-8-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/224 8/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 1822836 m, 109613 m/sec, 11135361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/224 11/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 2375571 m, 110547 m/sec, 14822783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/224 13/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 2902767 m, 105439 m/sec, 18533357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/224 15/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 3409129 m, 101272 m/sec, 22266075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/224 17/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 3906859 m, 99546 m/sec, 25934042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/224 19/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 4380526 m, 94733 m/sec, 29565533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/224 21/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 4844079 m, 92710 m/sec, 33197474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/224 23/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 5300919 m, 91368 m/sec, 36841567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/224 25/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 5756854 m, 91187 m/sec, 40558147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/224 27/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 6235543 m, 95737 m/sec, 44156081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/224 29/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 6704117 m, 93714 m/sec, 47735596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/224 31/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 7154695 m, 90115 m/sec, 51305339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/224 33/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 7610677 m, 91196 m/sec, 54869818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/224 34/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 8050406 m, 87945 m/sec, 58432853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/224 36/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 8489005 m, 87719 m/sec, 62053900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/224 38/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 8915363 m, 85271 m/sec, 65737912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/224 40/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 9338831 m, 84693 m/sec, 69395250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/224 42/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 9751839 m, 82601 m/sec, 73047048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/224 43/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 10155749 m, 80782 m/sec, 76688807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/224 45/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 10558203 m, 80490 m/sec, 80343592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/224 47/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 11010875 m, 90534 m/sec, 83844494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/224 49/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 11490944 m, 96013 m/sec, 87205267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/224 51/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 11948182 m, 91447 m/sec, 90562463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/224 53/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 12425010 m, 95365 m/sec, 93960759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/224 55/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 12875525 m, 90103 m/sec, 97340310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/224 57/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 13325624 m, 90019 m/sec, 100767564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/224 58/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 13765238 m, 87922 m/sec, 104241978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/224 60/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 14194796 m, 85911 m/sec, 107710517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/224 62/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 14617340 m, 84508 m/sec, 111187732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/224 64/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 15030013 m, 82534 m/sec, 114649176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/224 65/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 15437260 m, 81449 m/sec, 118119443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/224 67/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 15874115 m, 87371 m/sec, 121619538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/224 69/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 16305531 m, 86283 m/sec, 125054520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/224 71/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 16717001 m, 82294 m/sec, 128436009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/224 72/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 17122694 m, 81138 m/sec, 131796309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/224 74/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 17528174 m, 81096 m/sec, 135152343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/224 76/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 17918030 m, 77971 m/sec, 138513887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/224 77/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 18314149 m, 79223 m/sec, 141926558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/224 79/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 18702194 m, 77609 m/sec, 145409927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/224 81/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 19085081 m, 76577 m/sec, 148923336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/224 82/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 19473628 m, 77709 m/sec, 152497498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/224 84/2000 LamportFastMutEx-PT-8-CTLFireability-2024-01 19851544 m, 75583 m/sec, 156065282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 45 LamportFastMutEx-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/224 4/5 LamportFastMutEx-PT-8-CTLFireability-2024-01 765607 m, -3817187 m/sec, 3907597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 LamportFastMutEx-PT-8-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 LamportFastMutEx-PT-8-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/258 6/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 1108717 m, 221743 m/sec, 4699630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/258 9/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 1973705 m, 172997 m/sec, 9513112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/258 13/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 2819644 m, 169187 m/sec, 14222056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/258 17/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 3628870 m, 161845 m/sec, 18894848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/258 20/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 4360263 m, 146278 m/sec, 23630002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/258 23/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 5038813 m, 135710 m/sec, 28306132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/258 26/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 5715834 m, 135404 m/sec, 32945252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/258 29/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 6389052 m, 134643 m/sec, 37553260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/258 32/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 7089500 m, 140089 m/sec, 42192013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/258 35/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 7789647 m, 140029 m/sec, 46831635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/258 38/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 8555118 m, 153094 m/sec, 51543570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/258 42/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 9291115 m, 147199 m/sec, 56092328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/258 45/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 10022550 m, 146287 m/sec, 60717239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/258 48/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 10721504 m, 139790 m/sec, 65291048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/258 51/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 11409311 m, 137561 m/sec, 69878144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/258 54/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 12144026 m, 146943 m/sec, 74533438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/258 58/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 12891196 m, 149434 m/sec, 79083965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/258 61/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 13610434 m, 143847 m/sec, 83762000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/258 64/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 14331409 m, 144195 m/sec, 88315934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/258 67/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 15072657 m, 148249 m/sec, 92904041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/258 71/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 15760284 m, 137525 m/sec, 97397917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/258 74/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 16494691 m, 146881 m/sec, 101996521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/258 77/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 17209513 m, 142964 m/sec, 106454423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/258 80/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 17965885 m, 151274 m/sec, 111040954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/258 84/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 18652510 m, 137325 m/sec, 115509569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/258 87/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 19350590 m, 139616 m/sec, 120008581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/258 90/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 19970355 m, 123953 m/sec, 124673316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/258 93/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 20685288 m, 142986 m/sec, 129247416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/258 96/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 21378246 m, 138591 m/sec, 133773378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/258 99/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 22068510 m, 138052 m/sec, 138252387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/258 102/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 22728894 m, 132076 m/sec, 142591933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/258 105/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 23423085 m, 138838 m/sec, 147108140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/258 108/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 24129224 m, 141227 m/sec, 151550407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/258 111/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 24792053 m, 132565 m/sec, 156070600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/258 115/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 25486707 m, 138930 m/sec, 160569599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/258 117/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 26128566 m, 128371 m/sec, 164909279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/258 121/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 26832835 m, 140853 m/sec, 169472239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/258 124/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 27482513 m, 129935 m/sec, 173976812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/258 127/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 28162504 m, 135998 m/sec, 178399514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/258 129/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 28792273 m, 125953 m/sec, 182744131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/258 132/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 29471499 m, 135845 m/sec, 187217573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/258 136/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 30175428 m, 140785 m/sec, 191718953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/258 138/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 30785500 m, 122014 m/sec, 196148225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/258 141/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 31443539 m, 131607 m/sec, 200607100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 225/258 144/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 32099239 m, 131140 m/sec, 204924579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 230/258 147/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 32717553 m, 123662 m/sec, 209266604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 235/258 150/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 33377532 m, 131995 m/sec, 213771838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 240/258 153/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 34045130 m, 133519 m/sec, 218259890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 245/258 156/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 34698127 m, 130599 m/sec, 222737167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 250/258 159/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 35269759 m, 114326 m/sec, 226987457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 255/258 161/2000 LamportFastMutEx-PT-8-CTLFireability-2024-10 35913648 m, 128777 m/sec, 231373297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 LamportFastMutEx-PT-8-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 LamportFastMutEx-PT-8-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 3100 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 18 LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18303
[[35mlola[0m][I] fired transitions : 27489
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LamportFastMutEx-PT-8-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/309 4/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 815637 m, 163127 m/sec, 4999076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/309 7/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 1578673 m, 152607 m/sec, 10000915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/309 10/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 2325296 m, 149324 m/sec, 14838891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/309 13/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 3009180 m, 136776 m/sec, 19456406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/309 16/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 3743696 m, 146903 m/sec, 24407095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/309 19/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 4453013 m, 141863 m/sec, 29074703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/309 22/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 5113113 m, 132020 m/sec, 33540948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/309 25/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 5783627 m, 134102 m/sec, 38102673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/309 28/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 6431293 m, 129533 m/sec, 42547704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/309 31/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 7124935 m, 138728 m/sec, 47293820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/309 33/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 7795470 m, 134107 m/sec, 52015604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/309 36/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 8426949 m, 126295 m/sec, 56484790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/309 39/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 9144454 m, 143501 m/sec, 61117337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/309 42/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 9811981 m, 133505 m/sec, 65696221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/309 45/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 10435890 m, 124781 m/sec, 69989787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/309 47/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 11065149 m, 125851 m/sec, 74403000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/309 50/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 11686069 m, 124184 m/sec, 78750107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/309 52/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 12268210 m, 116428 m/sec, 82910361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/309 55/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 12999284 m, 146214 m/sec, 87625326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/309 58/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 13716804 m, 143504 m/sec, 92405967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/309 61/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 14394336 m, 135506 m/sec, 97044956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/309 64/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 15046126 m, 130358 m/sec, 101576992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/309 67/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 15672817 m, 125338 m/sec, 106105628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/309 69/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 16277118 m, 120860 m/sec, 110557664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/309 72/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 16838925 m, 112361 m/sec, 114936729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/309 74/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 17402426 m, 112700 m/sec, 119336282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/309 76/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 17943933 m, 108301 m/sec, 123714719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/309 78/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 18502556 m, 111724 m/sec, 128067935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/309 81/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 19068853 m, 113259 m/sec, 132356532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/309 83/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 19609869 m, 108203 m/sec, 136596603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/309 85/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 20144609 m, 106948 m/sec, 140857547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/309 88/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 20659351 m, 102948 m/sec, 145095666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 165/309 90/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 21182223 m, 104574 m/sec, 149485341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 170/309 92/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 21681004 m, 99756 m/sec, 153857287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 175/309 94/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 22167421 m, 97283 m/sec, 158167284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 180/309 96/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 22649926 m, 96501 m/sec, 162488635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 185/309 98/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 23132608 m, 96536 m/sec, 166769564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 190/309 100/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 23717320 m, 116942 m/sec, 170805097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 195/309 103/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 24269812 m, 110498 m/sec, 174811989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 200/309 105/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 24831104 m, 112258 m/sec, 178834789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 205/309 107/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 25363107 m, 106400 m/sec, 182858104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 210/309 110/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 25903842 m, 108147 m/sec, 186987921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 215/309 112/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 26412451 m, 101721 m/sec, 191119948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 220/309 114/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 26914717 m, 100453 m/sec, 195234609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 225/309 116/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 27405705 m, 98197 m/sec, 199330921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 230/309 118/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 27881665 m, 95192 m/sec, 203428792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 235/309 120/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 28414244 m, 106515 m/sec, 207601964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 240/309 122/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 28927107 m, 102572 m/sec, 211736596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 245/309 124/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 29430640 m, 100706 m/sec, 215884996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 250/309 126/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 29924693 m, 98810 m/sec, 220043535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 255/309 128/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 30408763 m, 96814 m/sec, 224191767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 260/309 131/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 30899655 m, 98178 m/sec, 228485738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 265/309 132/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 31364611 m, 92991 m/sec, 232723611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 270/309 134/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 31823329 m, 91743 m/sec, 236961659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 275/309 136/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 32275642 m, 90462 m/sec, 241193404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 280/309 138/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 32716270 m, 88125 m/sec, 245411924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 285/309 140/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 33270330 m, 110812 m/sec, 249443145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 290/309 143/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 33827075 m, 111349 m/sec, 253378256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 295/309 145/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 34369394 m, 108463 m/sec, 257313052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 300/309 147/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 34899748 m, 106070 m/sec, 261232223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 305/309 149/2000 LamportFastMutEx-PT-8-CTLFireability-2024-05 35413385 m, 102727 m/sec, 265171117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 LamportFastMutEx-PT-8-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 LamportFastMutEx-PT-8-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 2785 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/309 4/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 820143 m, 164028 m/sec, 5032892 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 5/2785 4/5 LamportFastMutEx-PT-8-CTLFireability-2024-05 817468 m, -6919183 m/sec, 5013075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/309 7/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 1579082 m, 151787 m/sec, 10003463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/309 10/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 2324412 m, 149066 m/sec, 14832367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/309 13/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 3003264 m, 135770 m/sec, 19416136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/309 16/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 3738580 m, 147063 m/sec, 24373473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/309 19/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 4454404 m, 143164 m/sec, 29082834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/309 22/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 5123026 m, 133724 m/sec, 33611997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/309 25/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 5799949 m, 135384 m/sec, 38210019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/309 28/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 6449150 m, 129840 m/sec, 42666689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/309 31/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 7142357 m, 138641 m/sec, 47419533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/309 33/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 7817305 m, 134989 m/sec, 52160500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/309 36/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 8461651 m, 128869 m/sec, 56701079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/309 39/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 9175811 m, 142832 m/sec, 61336813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/309 42/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 9844852 m, 133808 m/sec, 65927928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/309 45/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 10474245 m, 125878 m/sec, 70257711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/309 47/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 11117580 m, 128667 m/sec, 74786641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/309 50/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 11744828 m, 125449 m/sec, 79150226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/309 53/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 12342823 m, 119599 m/sec, 83422124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/309 56/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 13097769 m, 150989 m/sec, 88260211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/309 59/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 13820085 m, 144463 m/sec, 93098021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/309 62/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 14507029 m, 137388 m/sec, 97811265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/309 64/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 15163613 m, 131316 m/sec, 102415951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/309 67/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 15795965 m, 126470 m/sec, 107003099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/309 70/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 16399886 m, 120784 m/sec, 111524965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/309 72/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 16966920 m, 113406 m/sec, 115999953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/309 74/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 17546773 m, 115970 m/sec, 120511604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/309 77/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 18096596 m, 109964 m/sec, 124994821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/309 79/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 18684010 m, 117482 m/sec, 129403663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/309 82/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 19245356 m, 112269 m/sec, 133755468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/309 84/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 19800824 m, 111093 m/sec, 138093308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/309 86/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 20329790 m, 105793 m/sec, 142395757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/309 88/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 20866482 m, 107338 m/sec, 146788777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/309 91/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 21382809 m, 103265 m/sec, 151231643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/309 93/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 21875133 m, 98464 m/sec, 155621511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/309 95/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 22382216 m, 101416 m/sec, 160079521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/309 97/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 22866920 m, 96940 m/sec, 164494466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/309 99/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 23434018 m, 113419 m/sec, 168796603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/309 102/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 24026604 m, 118517 m/sec, 172990035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/309 104/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 24586409 m, 111961 m/sec, 177071585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/309 106/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 25136646 m, 110047 m/sec, 181104040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/309 109/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 25669214 m, 106513 m/sec, 185186513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/309 111/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 26195579 m, 105273 m/sec, 189344098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/309 113/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 26698122 m, 100508 m/sec, 193497620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/309 115/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 27212490 m, 102873 m/sec, 197703255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/309 117/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 27704331 m, 98368 m/sec, 201873537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/309 119/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 28224148 m, 103963 m/sec, 206084114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/309 122/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 28754299 m, 106030 m/sec, 210312721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/309 124/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 29261760 m, 101492 m/sec, 214508397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/309 126/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 29762597 m, 100167 m/sec, 218699908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 250/309 128/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 30257205 m, 98921 m/sec, 222893095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 255/309 130/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 30755757 m, 99710 m/sec, 227193753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 260/309 132/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 31230718 m, 94992 m/sec, 231485520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 265/309 134/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 31690267 m, 91909 m/sec, 235749650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 270/309 136/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 32153223 m, 92591 m/sec, 240035213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 275/309 138/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 32603051 m, 89965 m/sec, 244303111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 280/309 140/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 33122433 m, 103876 m/sec, 248439511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 285/309 142/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 33694868 m, 114487 m/sec, 252428580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 290/309 145/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 34244584 m, 109943 m/sec, 256396913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 295/309 147/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 34779749 m, 107033 m/sec, 260342179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 300/309 149/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 35296330 m, 103316 m/sec, 264271585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 305/309 151/2000 LamportFastMutEx-PT-8-CTLFireability-2024-04 35815167 m, 103767 m/sec, 268316662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-8-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 LamportFastMutEx-PT-8-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2475 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/309 4/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 812889 m, 162577 m/sec, 4978689 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 5/2475 4/5 LamportFastMutEx-PT-8-CTLFireability-2024-04 825733 m, -6997886 m/sec, 5062954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for LamportFastMutEx-PT-8-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/309 7/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 1556063 m, 148634 m/sec, 9848997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/309 10/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 2287703 m, 146328 m/sec, 14583891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/309 13/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 2939211 m, 130301 m/sec, 19031819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/309 16/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 3670851 m, 146328 m/sec, 23911580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/309 19/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 4369539 m, 139737 m/sec, 28536411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/309 22/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 5033290 m, 132750 m/sec, 32971065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/309 25/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 5692395 m, 131821 m/sec, 37487645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/309 27/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 6311134 m, 123747 m/sec, 41753141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/309 30/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 7011508 m, 140074 m/sec, 46503726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/309 33/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 7666074 m, 130913 m/sec, 51122211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/309 36/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 8291268 m, 125038 m/sec, 55561026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/309 38/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 9000309 m, 141808 m/sec, 60174635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/309 41/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 9654286 m, 130795 m/sec, 64609809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/309 44/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 10280870 m, 125316 m/sec, 68916372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/309 46/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 10887785 m, 121383 m/sec, 73132964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/309 49/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 11497812 m, 122005 m/sec, 77458167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/309 52/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 12087661 m, 117969 m/sec, 81586951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/309 54/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 12738345 m, 130136 m/sec, 85976244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/309 57/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 13475228 m, 147376 m/sec, 90768347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/309 60/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 14135914 m, 132137 m/sec, 95369707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/309 63/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 14799785 m, 132774 m/sec, 99835353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/309 66/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 15436660 m, 127375 m/sec, 104354362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/309 68/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 16047034 m, 122074 m/sec, 108835512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/309 71/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 16628554 m, 116304 m/sec, 113263867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/309 73/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 17190916 m, 112472 m/sec, 117669849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/309 75/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 17740299 m, 109876 m/sec, 122073476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/309 78/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 18289763 m, 109892 m/sec, 126460485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/309 80/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 18860720 m, 114191 m/sec, 130755585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/309 82/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 19398401 m, 107536 m/sec, 135010438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/309 85/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 19948194 m, 109958 m/sec, 139282698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/309 87/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 20466169 m, 103595 m/sec, 143519337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/309 89/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 20995426 m, 105851 m/sec, 147872032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/309 91/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 21496992 m, 100313 m/sec, 152212674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/309 93/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 21981643 m, 96930 m/sec, 156523087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/309 95/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 22460145 m, 95700 m/sec, 160830918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/309 97/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 22935640 m, 95099 m/sec, 165145923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/309 99/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 23503456 m, 113563 m/sec, 169281098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/309 102/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 24060978 m, 111504 m/sec, 173242269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/309 104/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 24605219 m, 108848 m/sec, 177194035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/309 106/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 25140250 m, 107006 m/sec, 181130586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/309 109/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 25656053 m, 103160 m/sec, 185081013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/309 111/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 26170516 m, 102892 m/sec, 189138400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/309 113/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 26664060 m, 98708 m/sec, 193195397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/309 115/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 27153700 m, 97928 m/sec, 197200448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/309 117/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 27621643 m, 93588 m/sec, 201177054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/309 119/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 28109823 m, 97636 m/sec, 205213187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/309 121/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 28623413 m, 102718 m/sec, 209269910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/309 123/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 29117716 m, 98860 m/sec, 213347601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/309 125/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 29624289 m, 101314 m/sec, 217508250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/309 127/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 30116108 m, 98363 m/sec, 221654284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 260/309 129/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 30605754 m, 97929 m/sec, 225868526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 265/309 131/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 31079687 m, 94786 m/sec, 230117231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 270/309 133/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 31536357 m, 91334 m/sec, 234337094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 275/309 135/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 31998958 m, 92520 m/sec, 238574392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 280/309 137/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 32445878 m, 89384 m/sec, 242790607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 285/309 139/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 32897278 m, 90280 m/sec, 246900016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 290/309 141/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 33457957 m, 112135 m/sec, 250772748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 297/309 143/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 33907149 m, 89838 m/sec, 253982557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-06: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-11: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-8-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-14: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-8-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 303/309 143/2000 LamportFastMutEx-PT-8-CTLFireability-2024-03 33969244 m, 12419 m/sec, 254438766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-8"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-8, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-8.tgz
mv LamportFastMutEx-PT-8 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;