About the Execution of LoLA for LamportFastMutEx-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2015137.00 | 0.00 | 0.00 | F?TFFF?FFFTFTFFF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800300.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-7, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800300
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 20K Apr 13 07:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 13 07:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 37K Apr 13 07:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 199K Apr 13 07:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 18K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 32K Apr 13 07:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 193K Apr 13 07:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 82K Apr 13 07:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 417K Apr 13 07:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.7K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 265K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-00
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-01
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-02
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-03
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-04
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-05
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-06
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-07
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-08
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-09
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-10
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-11
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-12
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-13
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-14
FORMULA_NAME LamportFastMutEx-PT-7-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717056940236
FORMULA LamportFastMutEx-PT-7-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717058955373
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 74 transitions removed,45 places removed
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 LamportFastMutEx-PT-7-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for LamportFastMutEx-PT-7-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 LamportFastMutEx-PT-7-LTLFireability-02
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 37 LamportFastMutEx-PT-7-LTLFireability-11
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 37 LamportFastMutEx-PT-7-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 12 LamportFastMutEx-PT-7-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 12 LamportFastMutEx-PT-7-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for LamportFastMutEx-PT-7-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 46 LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 46 LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 LamportFastMutEx-PT-7-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/FNDP) for 46 LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type FNDP) for LamportFastMutEx-PT-7-LTLFireability-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/FNDP) for LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14170
[[35mlola[0m][I] fired transitions : 19526
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 LamportFastMutEx-PT-7-LTLFireability-13
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 LamportFastMutEx-PT-7-LTLFireability-12
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 LamportFastMutEx-PT-7-LTLFireability-09
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 LamportFastMutEx-PT-7-LTLFireability-08
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 936
[[35mlola[0m][I] fired transitions : 1189
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LamportFastMutEx-PT-7-LTLFireability-07
[[35mlola[0m][I] time limit : 600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 LamportFastMutEx-PT-7-LTLFireability-05
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 397324
[[35mlola[0m][I] fired transitions : 1167294
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-7-LTLFireability-03
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-7-LTLFireability-00
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1399
[[35mlola[0m][I] fired transitions : 1493
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-PT-7-LTLFireability-06
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for LamportFastMutEx-PT-7-LTLFireability-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 3/1799 2/2000 LamportFastMutEx-PT-7-LTLFireability-06 269896 m, 53979 m/sec, 1147702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 8/1799 5/2000 LamportFastMutEx-PT-7-LTLFireability-06 648361 m, 75693 m/sec, 2963364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 13/1799 7/2000 LamportFastMutEx-PT-7-LTLFireability-06 1037059 m, 77739 m/sec, 4932806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 18/1799 10/2000 LamportFastMutEx-PT-7-LTLFireability-06 1433358 m, 79259 m/sec, 6911066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 23/1799 12/2000 LamportFastMutEx-PT-7-LTLFireability-06 1769519 m, 67232 m/sec, 8477349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 28/1799 15/2000 LamportFastMutEx-PT-7-LTLFireability-06 2097257 m, 65547 m/sec, 10289602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 33/1799 17/2000 LamportFastMutEx-PT-7-LTLFireability-06 2415466 m, 63641 m/sec, 12025530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 38/1799 19/2000 LamportFastMutEx-PT-7-LTLFireability-06 2734735 m, 63853 m/sec, 13663756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 43/1799 21/2000 LamportFastMutEx-PT-7-LTLFireability-06 3034908 m, 60034 m/sec, 15305932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 48/1799 23/2000 LamportFastMutEx-PT-7-LTLFireability-06 3345733 m, 62165 m/sec, 17061363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 53/1799 25/2000 LamportFastMutEx-PT-7-LTLFireability-06 3658710 m, 62595 m/sec, 18641821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 58/1799 27/2000 LamportFastMutEx-PT-7-LTLFireability-06 3970948 m, 62447 m/sec, 20182804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 63/1799 30/2000 LamportFastMutEx-PT-7-LTLFireability-06 4272499 m, 60310 m/sec, 21953340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 68/1799 32/2000 LamportFastMutEx-PT-7-LTLFireability-06 4568346 m, 59169 m/sec, 23704547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 73/1799 34/2000 LamportFastMutEx-PT-7-LTLFireability-06 4870534 m, 60437 m/sec, 25368475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 78/1799 36/2000 LamportFastMutEx-PT-7-LTLFireability-06 5145088 m, 54910 m/sec, 26988609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 83/1799 38/2000 LamportFastMutEx-PT-7-LTLFireability-06 5432270 m, 57436 m/sec, 28644993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 88/1799 40/2000 LamportFastMutEx-PT-7-LTLFireability-06 5753273 m, 64200 m/sec, 30179784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 93/1799 42/2000 LamportFastMutEx-PT-7-LTLFireability-06 6051188 m, 59583 m/sec, 31851405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 98/1799 44/2000 LamportFastMutEx-PT-7-LTLFireability-06 6348869 m, 59536 m/sec, 33582836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 103/1799 46/2000 LamportFastMutEx-PT-7-LTLFireability-06 6659091 m, 62044 m/sec, 35318444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 108/1799 48/2000 LamportFastMutEx-PT-7-LTLFireability-06 6939289 m, 56039 m/sec, 36940049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 113/1799 50/2000 LamportFastMutEx-PT-7-LTLFireability-06 7219796 m, 56101 m/sec, 38633069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 118/1799 52/2000 LamportFastMutEx-PT-7-LTLFireability-06 7521903 m, 60421 m/sec, 40170132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 123/1799 54/2000 LamportFastMutEx-PT-7-LTLFireability-06 7809145 m, 57448 m/sec, 41791046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 128/1799 56/2000 LamportFastMutEx-PT-7-LTLFireability-06 8088377 m, 55846 m/sec, 43530134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 133/1799 58/2000 LamportFastMutEx-PT-7-LTLFireability-06 8368252 m, 55975 m/sec, 45172243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 138/1799 60/2000 LamportFastMutEx-PT-7-LTLFireability-06 8638794 m, 54108 m/sec, 46826495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 143/1799 62/2000 LamportFastMutEx-PT-7-LTLFireability-06 8956438 m, 63528 m/sec, 48475767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 148/1799 64/2000 LamportFastMutEx-PT-7-LTLFireability-06 9313495 m, 71411 m/sec, 50243923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 153/1799 66/2000 LamportFastMutEx-PT-7-LTLFireability-06 9651802 m, 67661 m/sec, 51917147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 158/1799 68/2000 LamportFastMutEx-PT-7-LTLFireability-06 9985386 m, 66716 m/sec, 53595101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 163/1799 70/2000 LamportFastMutEx-PT-7-LTLFireability-06 10301429 m, 63208 m/sec, 55265266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 168/1799 72/2000 LamportFastMutEx-PT-7-LTLFireability-06 10597348 m, 59183 m/sec, 56873468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 173/1799 74/2000 LamportFastMutEx-PT-7-LTLFireability-06 10877610 m, 56052 m/sec, 58267606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 178/1799 76/2000 LamportFastMutEx-PT-7-LTLFireability-06 11138800 m, 52238 m/sec, 60146407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 183/1799 78/2000 LamportFastMutEx-PT-7-LTLFireability-06 11414388 m, 55117 m/sec, 61741370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 188/1799 80/2000 LamportFastMutEx-PT-7-LTLFireability-06 11698926 m, 56907 m/sec, 63299330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 193/1799 81/2000 LamportFastMutEx-PT-7-LTLFireability-06 11984224 m, 57059 m/sec, 64758793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 198/1799 83/2000 LamportFastMutEx-PT-7-LTLFireability-06 12271093 m, 57373 m/sec, 66380008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 203/1799 85/2000 LamportFastMutEx-PT-7-LTLFireability-06 12527934 m, 51368 m/sec, 67774297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 208/1799 87/2000 LamportFastMutEx-PT-7-LTLFireability-06 12831531 m, 60719 m/sec, 69238050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 213/1799 89/2000 LamportFastMutEx-PT-7-LTLFireability-06 13104000 m, 54493 m/sec, 70626519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 218/1799 90/2000 LamportFastMutEx-PT-7-LTLFireability-06 13340849 m, 47369 m/sec, 72105282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 223/1799 92/2000 LamportFastMutEx-PT-7-LTLFireability-06 13586504 m, 49131 m/sec, 73523585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 228/1799 93/2000 LamportFastMutEx-PT-7-LTLFireability-06 13829257 m, 48550 m/sec, 74885178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 233/1799 95/2000 LamportFastMutEx-PT-7-LTLFireability-06 14075102 m, 49169 m/sec, 76369655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 238/1799 97/2000 LamportFastMutEx-PT-7-LTLFireability-06 14312655 m, 47510 m/sec, 77736422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 243/1799 99/2000 LamportFastMutEx-PT-7-LTLFireability-06 14643873 m, 66243 m/sec, 79446394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 248/1799 101/2000 LamportFastMutEx-PT-7-LTLFireability-06 14922578 m, 55741 m/sec, 80782828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 253/1799 102/2000 LamportFastMutEx-PT-7-LTLFireability-06 15196435 m, 54771 m/sec, 82258332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 258/1799 104/2000 LamportFastMutEx-PT-7-LTLFireability-06 15460890 m, 52891 m/sec, 83642995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 263/1799 106/2000 LamportFastMutEx-PT-7-LTLFireability-06 15737720 m, 55366 m/sec, 85080967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 268/1799 107/2000 LamportFastMutEx-PT-7-LTLFireability-06 15990742 m, 50604 m/sec, 86428059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 273/1799 109/2000 LamportFastMutEx-PT-7-LTLFireability-06 16275531 m, 56957 m/sec, 87903089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 278/1799 111/2000 LamportFastMutEx-PT-7-LTLFireability-06 16527696 m, 50433 m/sec, 89246397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 283/1799 113/2000 LamportFastMutEx-PT-7-LTLFireability-06 16755803 m, 45621 m/sec, 90710836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 288/1799 114/2000 LamportFastMutEx-PT-7-LTLFireability-06 16991705 m, 47180 m/sec, 92125207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 293/1799 116/2000 LamportFastMutEx-PT-7-LTLFireability-06 17222684 m, 46195 m/sec, 93522868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 298/1799 117/2000 LamportFastMutEx-PT-7-LTLFireability-06 17458289 m, 47121 m/sec, 94992666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 303/1799 118/2000 LamportFastMutEx-PT-7-LTLFireability-06 17675647 m, 43471 m/sec, 96383475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 308/1799 120/2000 LamportFastMutEx-PT-7-LTLFireability-06 17968249 m, 58520 m/sec, 97852234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 313/1799 122/2000 LamportFastMutEx-PT-7-LTLFireability-06 18240126 m, 54375 m/sec, 99184455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 318/1799 124/2000 LamportFastMutEx-PT-7-LTLFireability-06 18468760 m, 45726 m/sec, 100646580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 323/1799 125/2000 LamportFastMutEx-PT-7-LTLFireability-06 18717153 m, 49678 m/sec, 102070656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 328/1799 127/2000 LamportFastMutEx-PT-7-LTLFireability-06 18957253 m, 48020 m/sec, 103502240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 333/1799 128/2000 LamportFastMutEx-PT-7-LTLFireability-06 19195187 m, 47586 m/sec, 104929891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 338/1799 130/2000 LamportFastMutEx-PT-7-LTLFireability-06 19415660 m, 44094 m/sec, 106275960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 343/1799 132/2000 LamportFastMutEx-PT-7-LTLFireability-06 19696577 m, 56183 m/sec, 107735521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 348/1799 133/2000 LamportFastMutEx-PT-7-LTLFireability-06 19957246 m, 52133 m/sec, 109084191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 353/1799 135/2000 LamportFastMutEx-PT-7-LTLFireability-06 20167045 m, 41959 m/sec, 110528017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 358/1799 136/2000 LamportFastMutEx-PT-7-LTLFireability-06 20406786 m, 47948 m/sec, 111954672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 363/1799 138/2000 LamportFastMutEx-PT-7-LTLFireability-06 20622181 m, 43079 m/sec, 113322727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 368/1799 139/2000 LamportFastMutEx-PT-7-LTLFireability-06 20849053 m, 45374 m/sec, 114695787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 373/1799 141/2000 LamportFastMutEx-PT-7-LTLFireability-06 21061225 m, 42434 m/sec, 116059433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 378/1799 142/2000 LamportFastMutEx-PT-7-LTLFireability-06 21330901 m, 53935 m/sec, 117585525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 383/1799 144/2000 LamportFastMutEx-PT-7-LTLFireability-06 21588189 m, 51457 m/sec, 118900235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 388/1799 146/2000 LamportFastMutEx-PT-7-LTLFireability-06 21820900 m, 46542 m/sec, 120309024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 393/1799 147/2000 LamportFastMutEx-PT-7-LTLFireability-06 22057205 m, 47261 m/sec, 121756930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 398/1799 149/2000 LamportFastMutEx-PT-7-LTLFireability-06 22284015 m, 45362 m/sec, 123182150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 403/1799 150/2000 LamportFastMutEx-PT-7-LTLFireability-06 22504209 m, 44038 m/sec, 124536181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 408/1799 151/2000 LamportFastMutEx-PT-7-LTLFireability-06 22735181 m, 46194 m/sec, 126014725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 413/1799 153/2000 LamportFastMutEx-PT-7-LTLFireability-06 22978792 m, 48722 m/sec, 127496990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 418/1799 155/2000 LamportFastMutEx-PT-7-LTLFireability-06 23230744 m, 50390 m/sec, 128862863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 423/1799 156/2000 LamportFastMutEx-PT-7-LTLFireability-06 23465129 m, 46877 m/sec, 130241640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 428/1799 158/2000 LamportFastMutEx-PT-7-LTLFireability-06 23678244 m, 42623 m/sec, 131667992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 433/1799 159/2000 LamportFastMutEx-PT-7-LTLFireability-06 23894260 m, 43203 m/sec, 133076333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 438/1799 160/2000 LamportFastMutEx-PT-7-LTLFireability-06 24109938 m, 43135 m/sec, 134437741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 443/1799 162/2000 LamportFastMutEx-PT-7-LTLFireability-06 24333091 m, 44630 m/sec, 135891323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 448/1799 163/2000 LamportFastMutEx-PT-7-LTLFireability-06 24538116 m, 41005 m/sec, 137272332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 453/1799 165/2000 LamportFastMutEx-PT-7-LTLFireability-06 24823862 m, 57149 m/sec, 138747555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 458/1799 167/2000 LamportFastMutEx-PT-7-LTLFireability-06 25097770 m, 54781 m/sec, 140079367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 463/1799 168/2000 LamportFastMutEx-PT-7-LTLFireability-06 25324752 m, 45396 m/sec, 141558581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 468/1799 170/2000 LamportFastMutEx-PT-7-LTLFireability-06 25579355 m, 50920 m/sec, 142994103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 473/1799 172/2000 LamportFastMutEx-PT-7-LTLFireability-06 25811615 m, 46452 m/sec, 144391134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 478/1799 173/2000 LamportFastMutEx-PT-7-LTLFireability-06 26053265 m, 48330 m/sec, 145829457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 483/1799 175/2000 LamportFastMutEx-PT-7-LTLFireability-06 26272501 m, 43847 m/sec, 147209669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 488/1799 176/2000 LamportFastMutEx-PT-7-LTLFireability-06 26548200 m, 55139 m/sec, 148668590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 493/1799 178/2000 LamportFastMutEx-PT-7-LTLFireability-06 26811157 m, 52591 m/sec, 150017577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 498/1799 179/2000 LamportFastMutEx-PT-7-LTLFireability-06 27025519 m, 42872 m/sec, 151466045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 503/1799 181/2000 LamportFastMutEx-PT-7-LTLFireability-06 27266873 m, 48270 m/sec, 152901856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 508/1799 182/2000 LamportFastMutEx-PT-7-LTLFireability-06 27486697 m, 43964 m/sec, 154291940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 513/1799 184/2000 LamportFastMutEx-PT-7-LTLFireability-06 27712257 m, 45112 m/sec, 155655017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 518/1799 185/2000 LamportFastMutEx-PT-7-LTLFireability-06 27927371 m, 43022 m/sec, 157049022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 523/1799 187/2000 LamportFastMutEx-PT-7-LTLFireability-06 28196052 m, 53736 m/sec, 158580340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 528/1799 189/2000 LamportFastMutEx-PT-7-LTLFireability-06 28456414 m, 52072 m/sec, 159933564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 533/1799 190/2000 LamportFastMutEx-PT-7-LTLFireability-06 28693844 m, 47486 m/sec, 161359092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 538/1799 192/2000 LamportFastMutEx-PT-7-LTLFireability-06 28931322 m, 47495 m/sec, 162817637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 543/1799 193/2000 LamportFastMutEx-PT-7-LTLFireability-06 29156709 m, 45077 m/sec, 164235427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 548/1799 195/2000 LamportFastMutEx-PT-7-LTLFireability-06 29383156 m, 45289 m/sec, 165610446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 553/1799 196/2000 LamportFastMutEx-PT-7-LTLFireability-06 29614969 m, 46362 m/sec, 167116203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 558/1799 198/2000 LamportFastMutEx-PT-7-LTLFireability-06 29858051 m, 48616 m/sec, 168622208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 563/1799 200/2000 LamportFastMutEx-PT-7-LTLFireability-06 30111796 m, 50749 m/sec, 170002603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 568/1799 201/2000 LamportFastMutEx-PT-7-LTLFireability-06 30347234 m, 47087 m/sec, 171385831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 573/1799 202/2000 LamportFastMutEx-PT-7-LTLFireability-06 30562462 m, 43045 m/sec, 172826240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 578/1799 204/2000 LamportFastMutEx-PT-7-LTLFireability-06 30779781 m, 43463 m/sec, 174241951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 583/1799 205/2000 LamportFastMutEx-PT-7-LTLFireability-06 31000537 m, 44151 m/sec, 175621455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 588/1799 207/2000 LamportFastMutEx-PT-7-LTLFireability-06 31224319 m, 44756 m/sec, 177110036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 593/1799 208/2000 LamportFastMutEx-PT-7-LTLFireability-06 31428809 m, 40898 m/sec, 178476799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 598/1799 210/2000 LamportFastMutEx-PT-7-LTLFireability-06 31706189 m, 55476 m/sec, 179952135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 603/1799 212/2000 LamportFastMutEx-PT-7-LTLFireability-06 31968109 m, 52384 m/sec, 181301170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 608/1799 213/2000 LamportFastMutEx-PT-7-LTLFireability-06 32180255 m, 42429 m/sec, 182743904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 613/1799 215/2000 LamportFastMutEx-PT-7-LTLFireability-06 32420960 m, 48141 m/sec, 184184255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 618/1799 216/2000 LamportFastMutEx-PT-7-LTLFireability-06 32643558 m, 44519 m/sec, 185590208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 623/1799 217/2000 LamportFastMutEx-PT-7-LTLFireability-06 32860121 m, 43312 m/sec, 186935388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 628/1799 219/2000 LamportFastMutEx-PT-7-LTLFireability-06 33074782 m, 42932 m/sec, 188337758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 633/1799 221/2000 LamportFastMutEx-PT-7-LTLFireability-06 33322895 m, 49622 m/sec, 189826329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 638/1799 222/2000 LamportFastMutEx-PT-7-LTLFireability-06 33580821 m, 51585 m/sec, 191181370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 643/1799 224/2000 LamportFastMutEx-PT-7-LTLFireability-06 33808016 m, 45439 m/sec, 192590174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 648/1799 225/2000 LamportFastMutEx-PT-7-LTLFireability-06 34018642 m, 42125 m/sec, 194024748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 653/1799 226/2000 LamportFastMutEx-PT-7-LTLFireability-06 34225955 m, 41462 m/sec, 195426118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 658/1799 228/2000 LamportFastMutEx-PT-7-LTLFireability-06 34437747 m, 42358 m/sec, 196761283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 663/1799 229/2000 LamportFastMutEx-PT-7-LTLFireability-06 34657511 m, 43952 m/sec, 198206016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 668/1799 230/2000 LamportFastMutEx-PT-7-LTLFireability-06 34857772 m, 40052 m/sec, 199546379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 673/1799 232/2000 LamportFastMutEx-PT-7-LTLFireability-06 35118621 m, 52169 m/sec, 201032795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 678/1799 234/2000 LamportFastMutEx-PT-7-LTLFireability-06 35362357 m, 48747 m/sec, 202359294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 683/1799 235/2000 LamportFastMutEx-PT-7-LTLFireability-06 35577834 m, 43095 m/sec, 203775253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 688/1799 237/2000 LamportFastMutEx-PT-7-LTLFireability-06 35803308 m, 45094 m/sec, 205213220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 693/1799 238/2000 LamportFastMutEx-PT-7-LTLFireability-06 36013977 m, 42133 m/sec, 206614955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 698/1799 239/2000 LamportFastMutEx-PT-7-LTLFireability-06 36228144 m, 42833 m/sec, 207978714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 703/1799 241/2000 LamportFastMutEx-PT-7-LTLFireability-06 36446683 m, 43707 m/sec, 209457453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 708/1799 242/2000 LamportFastMutEx-PT-7-LTLFireability-06 36658588 m, 42381 m/sec, 210848192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 713/1799 244/2000 LamportFastMutEx-PT-7-LTLFireability-06 36908026 m, 49887 m/sec, 212282854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 718/1799 245/2000 LamportFastMutEx-PT-7-LTLFireability-06 37135471 m, 45489 m/sec, 213630673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 723/1799 247/2000 LamportFastMutEx-PT-7-LTLFireability-06 37330805 m, 39066 m/sec, 215057299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 728/1799 248/2000 LamportFastMutEx-PT-7-LTLFireability-06 37549174 m, 43673 m/sec, 216463206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 733/1799 249/2000 LamportFastMutEx-PT-7-LTLFireability-06 37750915 m, 40348 m/sec, 217857137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 738/1799 251/2000 LamportFastMutEx-PT-7-LTLFireability-06 37947134 m, 39243 m/sec, 219156734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 743/1799 252/2000 LamportFastMutEx-PT-7-LTLFireability-06 38160991 m, 42771 m/sec, 220661141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 748/1799 253/2000 LamportFastMutEx-PT-7-LTLFireability-06 38366429 m, 41087 m/sec, 222019414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 753/1799 255/2000 LamportFastMutEx-PT-7-LTLFireability-06 38665423 m, 59798 m/sec, 223586963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 758/1799 257/2000 LamportFastMutEx-PT-7-LTLFireability-06 38966169 m, 60149 m/sec, 225520201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 763/1799 259/2000 LamportFastMutEx-PT-7-LTLFireability-06 39249735 m, 56713 m/sec, 227308299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 768/1799 261/2000 LamportFastMutEx-PT-7-LTLFireability-06 39540517 m, 58156 m/sec, 228953142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 773/1799 263/2000 LamportFastMutEx-PT-7-LTLFireability-06 39817263 m, 55349 m/sec, 230602491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 778/1799 265/2000 LamportFastMutEx-PT-7-LTLFireability-06 40132630 m, 63073 m/sec, 232638487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 783/1799 267/2000 LamportFastMutEx-PT-7-LTLFireability-06 40446399 m, 62753 m/sec, 234246676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 788/1799 269/2000 LamportFastMutEx-PT-7-LTLFireability-06 40718340 m, 54388 m/sec, 235555369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 793/1799 271/2000 LamportFastMutEx-PT-7-LTLFireability-06 40984951 m, 53322 m/sec, 236895254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 798/1799 273/2000 LamportFastMutEx-PT-7-LTLFireability-06 41237494 m, 50508 m/sec, 238230933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 803/1799 275/2000 LamportFastMutEx-PT-7-LTLFireability-06 41506194 m, 53740 m/sec, 239765962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 808/1799 277/2000 LamportFastMutEx-PT-7-LTLFireability-06 41897779 m, 78317 m/sec, 241483765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 813/1799 279/2000 LamportFastMutEx-PT-7-LTLFireability-06 42228804 m, 66205 m/sec, 243199727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 818/1799 282/2000 LamportFastMutEx-PT-7-LTLFireability-06 42601135 m, 74466 m/sec, 245060730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 823/1799 284/2000 LamportFastMutEx-PT-7-LTLFireability-06 42970869 m, 73946 m/sec, 246873716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 828/1799 287/2000 LamportFastMutEx-PT-7-LTLFireability-06 43342883 m, 74402 m/sec, 248616396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 833/1799 289/2000 LamportFastMutEx-PT-7-LTLFireability-06 43699672 m, 71357 m/sec, 250411711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 838/1799 291/2000 LamportFastMutEx-PT-7-LTLFireability-06 44047974 m, 69660 m/sec, 252414813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 843/1799 294/2000 LamportFastMutEx-PT-7-LTLFireability-06 44411326 m, 72670 m/sec, 254136828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 848/1799 296/2000 LamportFastMutEx-PT-7-LTLFireability-06 44749109 m, 67556 m/sec, 255722131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 853/1799 298/2000 LamportFastMutEx-PT-7-LTLFireability-06 45094202 m, 69018 m/sec, 257200833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 858/1799 300/2000 LamportFastMutEx-PT-7-LTLFireability-06 45470248 m, 75209 m/sec, 258818419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 863/1799 303/2000 LamportFastMutEx-PT-7-LTLFireability-06 45822564 m, 70463 m/sec, 260385037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 868/1799 305/2000 LamportFastMutEx-PT-7-LTLFireability-06 46099688 m, 55424 m/sec, 262230141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 873/1799 307/2000 LamportFastMutEx-PT-7-LTLFireability-06 46419105 m, 63883 m/sec, 263755020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 878/1799 309/2000 LamportFastMutEx-PT-7-LTLFireability-06 46729088 m, 61996 m/sec, 265086796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 883/1799 311/2000 LamportFastMutEx-PT-7-LTLFireability-06 47023133 m, 58809 m/sec, 266414955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 888/1799 312/2000 LamportFastMutEx-PT-7-LTLFireability-06 47297149 m, 54803 m/sec, 267581261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 893/1799 314/2000 LamportFastMutEx-PT-7-LTLFireability-06 47578287 m, 56227 m/sec, 268938834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 898/1799 316/2000 LamportFastMutEx-PT-7-LTLFireability-06 47856996 m, 55741 m/sec, 270204551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 903/1799 318/2000 LamportFastMutEx-PT-7-LTLFireability-06 48132047 m, 55010 m/sec, 271507476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 908/1799 320/2000 LamportFastMutEx-PT-7-LTLFireability-06 48401606 m, 53911 m/sec, 272791979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 913/1799 321/2000 LamportFastMutEx-PT-7-LTLFireability-06 48672138 m, 54106 m/sec, 274110552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 918/1799 323/2000 LamportFastMutEx-PT-7-LTLFireability-06 48930995 m, 51771 m/sec, 275409113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 923/1799 325/2000 LamportFastMutEx-PT-7-LTLFireability-06 49183112 m, 50423 m/sec, 276660621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 928/1799 327/2000 LamportFastMutEx-PT-7-LTLFireability-06 49481256 m, 59628 m/sec, 278242027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 933/1799 329/2000 LamportFastMutEx-PT-7-LTLFireability-06 49758666 m, 55482 m/sec, 279817227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 938/1799 331/2000 LamportFastMutEx-PT-7-LTLFireability-06 50048336 m, 57934 m/sec, 281505619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 943/1799 333/2000 LamportFastMutEx-PT-7-LTLFireability-06 50370873 m, 64507 m/sec, 283226499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 948/1799 335/2000 LamportFastMutEx-PT-7-LTLFireability-06 50671237 m, 60072 m/sec, 284852103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 953/1799 337/2000 LamportFastMutEx-PT-7-LTLFireability-06 50952917 m, 56336 m/sec, 286662373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 958/1799 338/2000 LamportFastMutEx-PT-7-LTLFireability-06 51240417 m, 57500 m/sec, 288273767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 963/1799 340/2000 LamportFastMutEx-PT-7-LTLFireability-06 51523388 m, 56594 m/sec, 290049314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 968/1799 343/2000 LamportFastMutEx-PT-7-LTLFireability-06 51867684 m, 68859 m/sec, 291731291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 973/1799 344/2000 LamportFastMutEx-PT-7-LTLFireability-06 52152930 m, 57049 m/sec, 293041892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 978/1799 346/2000 LamportFastMutEx-PT-7-LTLFireability-06 52426984 m, 54810 m/sec, 294382825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 983/1799 348/2000 LamportFastMutEx-PT-7-LTLFireability-06 52705111 m, 55625 m/sec, 295810477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 988/1799 350/2000 LamportFastMutEx-PT-7-LTLFireability-06 53047701 m, 68518 m/sec, 297591097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 993/1799 353/2000 LamportFastMutEx-PT-7-LTLFireability-06 53384030 m, 67265 m/sec, 299415163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 998/1799 355/2000 LamportFastMutEx-PT-7-LTLFireability-06 53725920 m, 68378 m/sec, 301343717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1003/1799 357/2000 LamportFastMutEx-PT-7-LTLFireability-06 54054769 m, 65769 m/sec, 303206168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1008/1799 359/2000 LamportFastMutEx-PT-7-LTLFireability-06 54402747 m, 69595 m/sec, 304981581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1013/1799 361/2000 LamportFastMutEx-PT-7-LTLFireability-06 54698445 m, 59139 m/sec, 306824374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1018/1799 363/2000 LamportFastMutEx-PT-7-LTLFireability-06 54996403 m, 59591 m/sec, 308649560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1023/1799 365/2000 LamportFastMutEx-PT-7-LTLFireability-06 55246153 m, 49950 m/sec, 310112145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1028/1799 366/2000 LamportFastMutEx-PT-7-LTLFireability-06 55494676 m, 49704 m/sec, 311551573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1033/1799 368/2000 LamportFastMutEx-PT-7-LTLFireability-06 55730755 m, 47215 m/sec, 312977506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1038/1799 370/2000 LamportFastMutEx-PT-7-LTLFireability-06 55961029 m, 46054 m/sec, 314385003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1043/1799 371/2000 LamportFastMutEx-PT-7-LTLFireability-06 56185625 m, 44919 m/sec, 315818046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1048/1799 372/2000 LamportFastMutEx-PT-7-LTLFireability-06 56420660 m, 47007 m/sec, 317234127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1053/1799 374/2000 LamportFastMutEx-PT-7-LTLFireability-06 56648470 m, 45562 m/sec, 318661035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1058/1799 375/2000 LamportFastMutEx-PT-7-LTLFireability-06 56872972 m, 44900 m/sec, 320073985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1063/1799 377/2000 LamportFastMutEx-PT-7-LTLFireability-06 57091365 m, 43678 m/sec, 321475038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1068/1799 378/2000 LamportFastMutEx-PT-7-LTLFireability-06 57306211 m, 42969 m/sec, 322883024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1073/1799 380/2000 LamportFastMutEx-PT-7-LTLFireability-06 57554149 m, 49587 m/sec, 324299918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1078/1799 381/2000 LamportFastMutEx-PT-7-LTLFireability-06 57793565 m, 47883 m/sec, 325779674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1083/1799 383/2000 LamportFastMutEx-PT-7-LTLFireability-06 58023012 m, 45889 m/sec, 327244009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1088/1799 384/2000 LamportFastMutEx-PT-7-LTLFireability-06 58244663 m, 44330 m/sec, 328715863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1093/1799 386/2000 LamportFastMutEx-PT-7-LTLFireability-06 58461874 m, 43442 m/sec, 330172795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1098/1799 387/2000 LamportFastMutEx-PT-7-LTLFireability-06 58680451 m, 43715 m/sec, 331628548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1103/1799 389/2000 LamportFastMutEx-PT-7-LTLFireability-06 58897612 m, 43432 m/sec, 333094097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1108/1799 390/2000 LamportFastMutEx-PT-7-LTLFireability-06 59109068 m, 42291 m/sec, 334555091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1113/1799 391/2000 LamportFastMutEx-PT-7-LTLFireability-06 59344096 m, 47005 m/sec, 336014535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1118/1799 393/2000 LamportFastMutEx-PT-7-LTLFireability-06 59595043 m, 50189 m/sec, 337549260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1123/1799 395/2000 LamportFastMutEx-PT-7-LTLFireability-06 59825165 m, 46024 m/sec, 339055261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1128/1799 396/2000 LamportFastMutEx-PT-7-LTLFireability-06 60053752 m, 45717 m/sec, 340552246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1133/1799 398/2000 LamportFastMutEx-PT-7-LTLFireability-06 60283178 m, 45885 m/sec, 342061731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1138/1799 399/2000 LamportFastMutEx-PT-7-LTLFireability-06 60509185 m, 45201 m/sec, 343569163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1143/1799 400/2000 LamportFastMutEx-PT-7-LTLFireability-06 60731878 m, 44538 m/sec, 345073752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1148/1799 402/2000 LamportFastMutEx-PT-7-LTLFireability-06 60952272 m, 44078 m/sec, 346583276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1153/1799 403/2000 LamportFastMutEx-PT-7-LTLFireability-06 61195954 m, 48736 m/sec, 348117887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1158/1799 405/2000 LamportFastMutEx-PT-7-LTLFireability-06 61430458 m, 46900 m/sec, 349679129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1163/1799 406/2000 LamportFastMutEx-PT-7-LTLFireability-06 61652441 m, 44396 m/sec, 351229759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1168/1799 408/2000 LamportFastMutEx-PT-7-LTLFireability-06 61878258 m, 45163 m/sec, 352769488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1173/1799 409/2000 LamportFastMutEx-PT-7-LTLFireability-06 62095975 m, 43543 m/sec, 354306062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1178/1799 411/2000 LamportFastMutEx-PT-7-LTLFireability-06 62319436 m, 44692 m/sec, 355854905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1183/1799 412/2000 LamportFastMutEx-PT-7-LTLFireability-06 62558017 m, 47716 m/sec, 357330785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1188/1799 414/2000 LamportFastMutEx-PT-7-LTLFireability-06 62788174 m, 46031 m/sec, 358785539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1193/1799 415/2000 LamportFastMutEx-PT-7-LTLFireability-06 63011947 m, 44754 m/sec, 360236666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1198/1799 417/2000 LamportFastMutEx-PT-7-LTLFireability-06 63228699 m, 43350 m/sec, 361687835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1203/1799 418/2000 LamportFastMutEx-PT-7-LTLFireability-06 63450210 m, 44302 m/sec, 363153761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1208/1799 420/2000 LamportFastMutEx-PT-7-LTLFireability-06 63663520 m, 42662 m/sec, 364610193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1213/1799 421/2000 LamportFastMutEx-PT-7-LTLFireability-06 63871280 m, 41552 m/sec, 366052266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1218/1799 422/2000 LamportFastMutEx-PT-7-LTLFireability-06 64090065 m, 43757 m/sec, 367493520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1223/1799 424/2000 LamportFastMutEx-PT-7-LTLFireability-06 64319946 m, 45976 m/sec, 368979301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1228/1799 425/2000 LamportFastMutEx-PT-7-LTLFireability-06 64537425 m, 43495 m/sec, 370456993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1233/1799 427/2000 LamportFastMutEx-PT-7-LTLFireability-06 64750325 m, 42580 m/sec, 371947925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1238/1799 428/2000 LamportFastMutEx-PT-7-LTLFireability-06 64960813 m, 42097 m/sec, 373417226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1243/1799 429/2000 LamportFastMutEx-PT-7-LTLFireability-06 65165218 m, 40881 m/sec, 374876580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1248/1799 431/2000 LamportFastMutEx-PT-7-LTLFireability-06 65372596 m, 41475 m/sec, 376341161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1253/1799 432/2000 LamportFastMutEx-PT-7-LTLFireability-06 65608503 m, 47181 m/sec, 377870114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1258/1799 434/2000 LamportFastMutEx-PT-7-LTLFireability-06 65834321 m, 45163 m/sec, 379387105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1263/1799 435/2000 LamportFastMutEx-PT-7-LTLFireability-06 66053032 m, 43742 m/sec, 380907364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1268/1799 436/2000 LamportFastMutEx-PT-7-LTLFireability-06 66273005 m, 43994 m/sec, 382434614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1273/1799 438/2000 LamportFastMutEx-PT-7-LTLFireability-06 66482971 m, 41993 m/sec, 383936568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1278/1799 439/2000 LamportFastMutEx-PT-7-LTLFireability-06 66700631 m, 43532 m/sec, 385440961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1283/1799 441/2000 LamportFastMutEx-PT-7-LTLFireability-06 66927327 m, 45339 m/sec, 386965069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1288/1799 442/2000 LamportFastMutEx-PT-7-LTLFireability-06 67142323 m, 42999 m/sec, 388462949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1293/1799 443/2000 LamportFastMutEx-PT-7-LTLFireability-06 67355905 m, 42716 m/sec, 389970658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1298/1799 445/2000 LamportFastMutEx-PT-7-LTLFireability-06 67560467 m, 40912 m/sec, 391460815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1303/1799 447/2000 LamportFastMutEx-PT-7-LTLFireability-06 67824534 m, 52813 m/sec, 393106121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1308/1799 448/2000 LamportFastMutEx-PT-7-LTLFireability-06 68085969 m, 52287 m/sec, 394844502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1313/1799 450/2000 LamportFastMutEx-PT-7-LTLFireability-06 68343799 m, 51566 m/sec, 396364501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1318/1799 452/2000 LamportFastMutEx-PT-7-LTLFireability-06 68603927 m, 52025 m/sec, 397926142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1323/1799 453/2000 LamportFastMutEx-PT-7-LTLFireability-06 68865364 m, 52287 m/sec, 399472320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1328/1799 455/2000 LamportFastMutEx-PT-7-LTLFireability-06 69129417 m, 52810 m/sec, 400982581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1333/1799 457/2000 LamportFastMutEx-PT-7-LTLFireability-06 69395976 m, 53311 m/sec, 402479565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1338/1799 458/2000 LamportFastMutEx-PT-7-LTLFireability-06 69639811 m, 48767 m/sec, 403996044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1343/1799 460/2000 LamportFastMutEx-PT-7-LTLFireability-06 69873343 m, 46706 m/sec, 405438643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1348/1799 461/2000 LamportFastMutEx-PT-7-LTLFireability-06 70095699 m, 44471 m/sec, 406960944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1353/1799 463/2000 LamportFastMutEx-PT-7-LTLFireability-06 70324638 m, 45787 m/sec, 408436853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1358/1799 464/2000 LamportFastMutEx-PT-7-LTLFireability-06 70556168 m, 46306 m/sec, 409895419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1363/1799 466/2000 LamportFastMutEx-PT-7-LTLFireability-06 70806454 m, 50057 m/sec, 411314162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1368/1799 467/2000 LamportFastMutEx-PT-7-LTLFireability-06 71038021 m, 46313 m/sec, 412725531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1373/1799 469/2000 LamportFastMutEx-PT-7-LTLFireability-06 71276694 m, 47734 m/sec, 414271548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1378/1799 471/2000 LamportFastMutEx-PT-7-LTLFireability-06 71518991 m, 48459 m/sec, 415780613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1383/1799 472/2000 LamportFastMutEx-PT-7-LTLFireability-06 71750697 m, 46341 m/sec, 417281913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1388/1799 474/2000 LamportFastMutEx-PT-7-LTLFireability-06 71981595 m, 46179 m/sec, 418679947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1393/1799 475/2000 LamportFastMutEx-PT-7-LTLFireability-06 72188182 m, 41317 m/sec, 420022006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1398/1799 476/2000 LamportFastMutEx-PT-7-LTLFireability-06 72388071 m, 39977 m/sec, 421487627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1403/1799 477/2000 LamportFastMutEx-PT-7-LTLFireability-06 72588638 m, 40113 m/sec, 422947090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1408/1799 479/2000 LamportFastMutEx-PT-7-LTLFireability-06 72797873 m, 41847 m/sec, 424432962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1413/1799 480/2000 LamportFastMutEx-PT-7-LTLFireability-06 72997885 m, 40002 m/sec, 425931684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1418/1799 482/2000 LamportFastMutEx-PT-7-LTLFireability-06 73239225 m, 48268 m/sec, 427296508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1423/1799 483/2000 LamportFastMutEx-PT-7-LTLFireability-06 73470253 m, 46205 m/sec, 428693521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1428/1799 485/2000 LamportFastMutEx-PT-7-LTLFireability-06 73707474 m, 47444 m/sec, 430228852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1433/1799 486/2000 LamportFastMutEx-PT-7-LTLFireability-06 73948232 m, 48151 m/sec, 431722803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1438/1799 488/2000 LamportFastMutEx-PT-7-LTLFireability-06 74180632 m, 46480 m/sec, 433228686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1443/1799 489/2000 LamportFastMutEx-PT-7-LTLFireability-06 74409044 m, 45682 m/sec, 434624158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1448/1799 491/2000 LamportFastMutEx-PT-7-LTLFireability-06 74615956 m, 41382 m/sec, 435954399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1453/1799 492/2000 LamportFastMutEx-PT-7-LTLFireability-06 74807519 m, 38312 m/sec, 437364281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1458/1799 493/2000 LamportFastMutEx-PT-7-LTLFireability-06 75006243 m, 39744 m/sec, 438806656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1463/1799 495/2000 LamportFastMutEx-PT-7-LTLFireability-06 75210191 m, 40789 m/sec, 440254078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1468/1799 496/2000 LamportFastMutEx-PT-7-LTLFireability-06 75406720 m, 39305 m/sec, 441697696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1473/1799 497/2000 LamportFastMutEx-PT-7-LTLFireability-06 75626242 m, 43904 m/sec, 443048362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1478/1799 499/2000 LamportFastMutEx-PT-7-LTLFireability-06 75847231 m, 44197 m/sec, 444392317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1483/1799 500/2000 LamportFastMutEx-PT-7-LTLFireability-06 76064201 m, 43394 m/sec, 445869162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1488/1799 501/2000 LamportFastMutEx-PT-7-LTLFireability-06 76278741 m, 42908 m/sec, 447308424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1493/1799 503/2000 LamportFastMutEx-PT-7-LTLFireability-06 76502024 m, 44656 m/sec, 448792192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1498/1799 504/2000 LamportFastMutEx-PT-7-LTLFireability-06 76724532 m, 44501 m/sec, 450325680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1503/1799 506/2000 LamportFastMutEx-PT-7-LTLFireability-06 76930247 m, 41143 m/sec, 451632213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1508/1799 507/2000 LamportFastMutEx-PT-7-LTLFireability-06 77117030 m, 37356 m/sec, 453018070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1513/1799 508/2000 LamportFastMutEx-PT-7-LTLFireability-06 77306712 m, 37936 m/sec, 454476794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1518/1799 509/2000 LamportFastMutEx-PT-7-LTLFireability-06 77493698 m, 37397 m/sec, 455873787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1523/1799 511/2000 LamportFastMutEx-PT-7-LTLFireability-06 77693426 m, 39945 m/sec, 457354358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1528/1799 512/2000 LamportFastMutEx-PT-7-LTLFireability-06 77882102 m, 37735 m/sec, 458833245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1533/1799 513/2000 LamportFastMutEx-PT-7-LTLFireability-06 78119349 m, 47449 m/sec, 460182268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1538/1799 515/2000 LamportFastMutEx-PT-7-LTLFireability-06 78353099 m, 46750 m/sec, 461633224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1543/1799 516/2000 LamportFastMutEx-PT-7-LTLFireability-06 78586707 m, 46721 m/sec, 463135730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1548/1799 518/2000 LamportFastMutEx-PT-7-LTLFireability-06 78828759 m, 48410 m/sec, 464604832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1553/1799 520/2000 LamportFastMutEx-PT-7-LTLFireability-06 79060936 m, 46435 m/sec, 466098737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1558/1799 521/2000 LamportFastMutEx-PT-7-LTLFireability-06 79282492 m, 44311 m/sec, 467450705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1563/1799 522/2000 LamportFastMutEx-PT-7-LTLFireability-06 79484308 m, 40363 m/sec, 468802190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1568/1799 524/2000 LamportFastMutEx-PT-7-LTLFireability-06 79682804 m, 39699 m/sec, 470242021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1573/1799 525/2000 LamportFastMutEx-PT-7-LTLFireability-06 79881023 m, 39643 m/sec, 471676887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1578/1799 526/2000 LamportFastMutEx-PT-7-LTLFireability-06 80089799 m, 41755 m/sec, 473141765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1583/1799 528/2000 LamportFastMutEx-PT-7-LTLFireability-06 80291264 m, 40293 m/sec, 474602553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1588/1799 529/2000 LamportFastMutEx-PT-7-LTLFireability-06 80521639 m, 46075 m/sec, 475951404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1593/1799 530/2000 LamportFastMutEx-PT-7-LTLFireability-06 80733526 m, 42377 m/sec, 477330313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1598/1799 532/2000 LamportFastMutEx-PT-7-LTLFireability-06 80951707 m, 43636 m/sec, 478802904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1603/1799 533/2000 LamportFastMutEx-PT-7-LTLFireability-06 81180319 m, 45722 m/sec, 480286796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1608/1799 535/2000 LamportFastMutEx-PT-7-LTLFireability-06 81397911 m, 43518 m/sec, 481757158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1613/1799 536/2000 LamportFastMutEx-PT-7-LTLFireability-06 81613107 m, 43039 m/sec, 483166410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1618/1799 537/2000 LamportFastMutEx-PT-7-LTLFireability-06 81806136 m, 38605 m/sec, 484457526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1623/1799 539/2000 LamportFastMutEx-PT-7-LTLFireability-06 81988935 m, 36559 m/sec, 485868685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1628/1799 540/2000 LamportFastMutEx-PT-7-LTLFireability-06 82176009 m, 37414 m/sec, 487281238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1633/1799 541/2000 LamportFastMutEx-PT-7-LTLFireability-06 82368442 m, 38486 m/sec, 488680795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1638/1799 542/2000 LamportFastMutEx-PT-7-LTLFireability-06 82551527 m, 36617 m/sec, 490044222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1643/1799 543/2000 LamportFastMutEx-PT-7-LTLFireability-06 82746839 m, 39062 m/sec, 491497004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1648/1799 545/2000 LamportFastMutEx-PT-7-LTLFireability-06 82975944 m, 45821 m/sec, 492839528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1653/1799 546/2000 LamportFastMutEx-PT-7-LTLFireability-06 83193033 m, 43417 m/sec, 494295509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1658/1799 548/2000 LamportFastMutEx-PT-7-LTLFireability-06 83411082 m, 43609 m/sec, 495765961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1663/1799 549/2000 LamportFastMutEx-PT-7-LTLFireability-06 83637887 m, 45361 m/sec, 497221357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1668/1799 551/2000 LamportFastMutEx-PT-7-LTLFireability-06 83853800 m, 43182 m/sec, 498685471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1673/1799 552/2000 LamportFastMutEx-PT-7-LTLFireability-06 84066921 m, 42624 m/sec, 500071127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1678/1799 553/2000 LamportFastMutEx-PT-7-LTLFireability-06 84259950 m, 38605 m/sec, 501386848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1683/1799 554/2000 LamportFastMutEx-PT-7-LTLFireability-06 84443017 m, 36613 m/sec, 502802941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1688/1799 556/2000 LamportFastMutEx-PT-7-LTLFireability-06 84630642 m, 37525 m/sec, 504244572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1693/1799 557/2000 LamportFastMutEx-PT-7-LTLFireability-06 84828385 m, 39548 m/sec, 505673052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1698/1799 558/2000 LamportFastMutEx-PT-7-LTLFireability-06 85019399 m, 38202 m/sec, 507114142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1703/1799 560/2000 LamportFastMutEx-PT-7-LTLFireability-06 85223792 m, 40878 m/sec, 508521314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1708/1799 561/2000 LamportFastMutEx-PT-7-LTLFireability-06 85435480 m, 42337 m/sec, 509849192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1713/1799 562/2000 LamportFastMutEx-PT-7-LTLFireability-06 85638328 m, 40569 m/sec, 511309344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1718/1799 564/2000 LamportFastMutEx-PT-7-LTLFireability-06 85843851 m, 41104 m/sec, 512769946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1723/1799 565/2000 LamportFastMutEx-PT-7-LTLFireability-06 86056289 m, 42487 m/sec, 514217874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1728/1799 566/2000 LamportFastMutEx-PT-7-LTLFireability-06 86261724 m, 41087 m/sec, 515680984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1733/1799 568/2000 LamportFastMutEx-PT-7-LTLFireability-06 86466509 m, 40957 m/sec, 517070460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1738/1799 569/2000 LamportFastMutEx-PT-7-LTLFireability-06 86649965 m, 36691 m/sec, 518381612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1743/1799 570/2000 LamportFastMutEx-PT-7-LTLFireability-06 86825924 m, 35191 m/sec, 519827381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1748/1799 571/2000 LamportFastMutEx-PT-7-LTLFireability-06 87004004 m, 35616 m/sec, 521251026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1753/1799 572/2000 LamportFastMutEx-PT-7-LTLFireability-06 87190288 m, 37256 m/sec, 522666248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1758/1799 573/2000 LamportFastMutEx-PT-7-LTLFireability-06 87367490 m, 35440 m/sec, 524035717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1763/1799 575/2000 LamportFastMutEx-PT-7-LTLFireability-06 87553917 m, 37285 m/sec, 525493863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1768/1799 576/2000 LamportFastMutEx-PT-7-LTLFireability-06 87819574 m, 53131 m/sec, 527025490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1773/1799 578/2000 LamportFastMutEx-PT-7-LTLFireability-06 88129297 m, 61944 m/sec, 528799067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1778/1799 580/2000 LamportFastMutEx-PT-7-LTLFireability-06 88427451 m, 59630 m/sec, 530446040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1783/1799 582/2000 LamportFastMutEx-PT-7-LTLFireability-06 88721670 m, 58843 m/sec, 532089549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1788/1799 584/2000 LamportFastMutEx-PT-7-LTLFireability-06 89029199 m, 61505 m/sec, 533838386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1793/1799 586/2000 LamportFastMutEx-PT-7-LTLFireability-06 89321998 m, 58559 m/sec, 535491485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 1798/1799 588/2000 LamportFastMutEx-PT-7-LTLFireability-06 89608772 m, 57354 m/sec, 537135711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-7-LTLFireability-01
[[35mlola[0m][I] time limit : 1795 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-PT-7-LTLFireability-06
[[35mlola[0m][I] time limit : 1795 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/1795 2/2000 LamportFastMutEx-PT-7-LTLFireability-01 258869 m, 51773 m/sec, 4495962 t fired, .
[[35mlola[0m][.] 23 LTL EXCL 5/1795 3/5 LamportFastMutEx-PT-7-LTLFireability-06 394093 m, -17842935 m/sec, 1724614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for LamportFastMutEx-PT-7-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/1795 4/2000 LamportFastMutEx-PT-7-LTLFireability-01 508574 m, 49941 m/sec, 9072303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/1795 5/2000 LamportFastMutEx-PT-7-LTLFireability-01 739082 m, 46101 m/sec, 13578451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/1795 7/2000 LamportFastMutEx-PT-7-LTLFireability-01 984877 m, 49159 m/sec, 18153277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/1795 8/2000 LamportFastMutEx-PT-7-LTLFireability-01 1219640 m, 46952 m/sec, 22828358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/1795 10/2000 LamportFastMutEx-PT-7-LTLFireability-01 1509024 m, 57876 m/sec, 27150843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/1795 12/2000 LamportFastMutEx-PT-7-LTLFireability-01 1856626 m, 69520 m/sec, 31177651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/1795 15/2000 LamportFastMutEx-PT-7-LTLFireability-01 2277271 m, 84129 m/sec, 34893387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/1795 17/2000 LamportFastMutEx-PT-7-LTLFireability-01 2655381 m, 75622 m/sec, 38607720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/1795 20/2000 LamportFastMutEx-PT-7-LTLFireability-01 3044713 m, 77866 m/sec, 42321981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/1795 22/2000 LamportFastMutEx-PT-7-LTLFireability-01 3420358 m, 75129 m/sec, 45994621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/1795 25/2000 LamportFastMutEx-PT-7-LTLFireability-01 3779800 m, 71888 m/sec, 49813723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/1795 27/2000 LamportFastMutEx-PT-7-LTLFireability-01 4139317 m, 71903 m/sec, 53653396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/1795 29/2000 LamportFastMutEx-PT-7-LTLFireability-01 4520054 m, 76147 m/sec, 57407923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/1795 32/2000 LamportFastMutEx-PT-7-LTLFireability-01 4879789 m, 71947 m/sec, 61381323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/1795 34/2000 LamportFastMutEx-PT-7-LTLFireability-01 5217076 m, 67457 m/sec, 65282813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/1795 36/2000 LamportFastMutEx-PT-7-LTLFireability-01 5529776 m, 62540 m/sec, 69305814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/1795 38/2000 LamportFastMutEx-PT-7-LTLFireability-01 5870918 m, 68228 m/sec, 73193921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/1795 40/2000 LamportFastMutEx-PT-7-LTLFireability-01 6204882 m, 66792 m/sec, 77209685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/1795 42/2000 LamportFastMutEx-PT-7-LTLFireability-01 6555167 m, 70057 m/sec, 81133671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/1795 45/2000 LamportFastMutEx-PT-7-LTLFireability-01 6913649 m, 71696 m/sec, 84928676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/1795 47/2000 LamportFastMutEx-PT-7-LTLFireability-01 7224941 m, 62258 m/sec, 88702527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/1795 49/2000 LamportFastMutEx-PT-7-LTLFireability-01 7561293 m, 67270 m/sec, 92679002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/1795 51/2000 LamportFastMutEx-PT-7-LTLFireability-01 7905864 m, 68914 m/sec, 96484297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/1795 53/2000 LamportFastMutEx-PT-7-LTLFireability-01 8222183 m, 63263 m/sec, 100493996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/1795 55/2000 LamportFastMutEx-PT-7-LTLFireability-01 8612596 m, 78082 m/sec, 104184030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/1795 58/2000 LamportFastMutEx-PT-7-LTLFireability-01 8988027 m, 75086 m/sec, 107838272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/1795 60/2000 LamportFastMutEx-PT-7-LTLFireability-01 9337417 m, 69878 m/sec, 111720715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/1795 62/2000 LamportFastMutEx-PT-7-LTLFireability-01 9699642 m, 72445 m/sec, 115497799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/1795 64/2000 LamportFastMutEx-PT-7-LTLFireability-01 10027704 m, 65612 m/sec, 119251462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/1795 66/2000 LamportFastMutEx-PT-7-LTLFireability-01 10355070 m, 65473 m/sec, 123224229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/1795 69/2000 LamportFastMutEx-PT-7-LTLFireability-01 10700700 m, 69126 m/sec, 126999619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/1795 71/2000 LamportFastMutEx-PT-7-LTLFireability-01 11042215 m, 68303 m/sec, 130940390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/1795 73/2000 LamportFastMutEx-PT-7-LTLFireability-01 11396290 m, 70815 m/sec, 134748533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/1795 75/2000 LamportFastMutEx-PT-7-LTLFireability-01 11731796 m, 67101 m/sec, 138385218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/1795 77/2000 LamportFastMutEx-PT-7-LTLFireability-01 12068725 m, 67385 m/sec, 142285809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/1795 79/2000 LamportFastMutEx-PT-7-LTLFireability-01 12379355 m, 62126 m/sec, 146193536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/1795 81/2000 LamportFastMutEx-PT-7-LTLFireability-01 12629988 m, 50126 m/sec, 150488737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/1795 82/2000 LamportFastMutEx-PT-7-LTLFireability-01 12860386 m, 46079 m/sec, 155024459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/1795 84/2000 LamportFastMutEx-PT-7-LTLFireability-01 13074759 m, 42874 m/sec, 159263949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-11: AU false state space /ER[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-14: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/1795 86/2000 LamportFastMutEx-PT-7-LTLFireability-01 13368014 m, 58651 m/sec, 163193867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-7"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-7, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800300"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-7.tgz
mv LamportFastMutEx-PT-7 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;