About the Execution of LoLA for LamportFastMutEx-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.367 | 538716.00 | 841262.00 | 3546.20 | ???????????F?T?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800298.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800298
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 20K Apr 13 07:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 13 07:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 37K Apr 13 07:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 199K Apr 13 07:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 19K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 18K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 32K Apr 13 07:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 193K Apr 13 07:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 82K Apr 13 07:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 417K Apr 13 07:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 9.7K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 265K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-7-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717056863160
FORMULA LamportFastMutEx-PT-7-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-7-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717057401876
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 74 transitions removed,45 places removed
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 LamportFastMutEx-PT-7-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 LamportFastMutEx-PT-7-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for LamportFastMutEx-PT-7-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for LamportFastMutEx-PT-7-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 31 LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 31 LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 242
[[35mlola[0m][I] fired transitions : 265
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-7-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 46 LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 28 LamportFastMutEx-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 28 LamportFastMutEx-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 31 LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 46 LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/211 6/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 1253094 m, 250618 m/sec, 4438826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/211 11/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 2351190 m, 219619 m/sec, 9128431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/211 15/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 3306501 m, 191062 m/sec, 14082999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/211 20/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 4341772 m, 207054 m/sec, 18819886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/211 24/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 5334418 m, 198529 m/sec, 23516522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/211 28/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 6267206 m, 186557 m/sec, 28280600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/211 32/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 7193274 m, 185213 m/sec, 33050053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/211 36/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 8115021 m, 184349 m/sec, 37773710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/211 40/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 8992862 m, 175568 m/sec, 42511575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/211 44/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 9878165 m, 177060 m/sec, 47274366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/211 48/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 10770860 m, 178539 m/sec, 51924368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/211 52/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 11641270 m, 174082 m/sec, 56607891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/211 56/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 12478256 m, 167397 m/sec, 61351904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/211 59/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 13306015 m, 165551 m/sec, 66089668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/211 63/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 14071895 m, 153176 m/sec, 70785259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/211 66/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 14898710 m, 165363 m/sec, 75524991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/211 70/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 15755440 m, 171346 m/sec, 80118239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/211 74/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 16579297 m, 164771 m/sec, 84754938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/211 78/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 17433121 m, 170764 m/sec, 89377387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/211 81/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 18260282 m, 165432 m/sec, 94020760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/211 85/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 19084102 m, 164764 m/sec, 98629414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/211 88/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 19924762 m, 168132 m/sec, 103218703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/211 92/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 20746004 m, 164248 m/sec, 107807647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/211 96/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 21572172 m, 165233 m/sec, 112340326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/211 99/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 22365377 m, 158641 m/sec, 116914691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/211 103/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 23196536 m, 166231 m/sec, 121438706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/211 106/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 24020004 m, 164693 m/sec, 125992260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/211 110/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 24844204 m, 164840 m/sec, 130417201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/211 114/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 25647844 m, 160728 m/sec, 134973872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/211 117/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 26472733 m, 164977 m/sec, 139487693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/211 121/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 27273575 m, 160168 m/sec, 144015396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/211 124/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 28060341 m, 157353 m/sec, 148556158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/211 128/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 28856489 m, 159229 m/sec, 153080606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/211 131/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 29655076 m, 159717 m/sec, 157669129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/211 135/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 30468386 m, 162662 m/sec, 162209995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/211 138/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 31243775 m, 155077 m/sec, 166682385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/211 142/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 32015026 m, 154250 m/sec, 171190382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/211 145/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 32806050 m, 158204 m/sec, 175635966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/211 149/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 33618266 m, 162443 m/sec, 180010314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/211 152/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 34377083 m, 151763 m/sec, 184485592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/211 156/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 35169162 m, 158415 m/sec, 188967980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/211 159/2000 LamportFastMutEx-PT-7-CTLFireability-2024-03 35937977 m, 153763 m/sec, 193356530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 31 LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-7-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 3380 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 46 LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EXEF EXCL 5/225 3/2000 LamportFastMutEx-PT-7-CTLFireability-2024-14 721472 m, 144294 m/sec, 1458565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EXEF EXCL 10/225 6/2000 LamportFastMutEx-PT-7-CTLFireability-2024-14 1413492 m, 138404 m/sec, 2941060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1749971
[[35mlola[0m][I] fired transitions : 3589525
[[35mlola[0m][I] time used : 13
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 LamportFastMutEx-PT-7-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 2/258 4/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 765398 m, 153079 m/sec, 1726947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 7/258 9/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 1942744 m, 235469 m/sec, 5397455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 12/258 14/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 2997607 m, 210972 m/sec, 9286020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 17/258 18/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 4040869 m, 208652 m/sec, 13221050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 22/258 23/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 4997969 m, 191420 m/sec, 17231079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 27/258 27/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 5970172 m, 194440 m/sec, 21051040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 32/258 31/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 6952872 m, 196540 m/sec, 24922737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 37/258 35/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 7851364 m, 179698 m/sec, 28946984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 42/258 39/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 8777940 m, 185315 m/sec, 32765216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 47/258 43/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 9670746 m, 178561 m/sec, 36831269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 52/258 47/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 10569305 m, 179711 m/sec, 40800663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 57/258 51/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 11463484 m, 178835 m/sec, 44687968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 62/258 55/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 12313429 m, 169989 m/sec, 48641503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 67/258 59/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 13174820 m, 172278 m/sec, 52528576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 72/258 63/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 14054256 m, 175887 m/sec, 56392522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 77/258 66/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 14890285 m, 167205 m/sec, 60413190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 82/258 70/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 15765592 m, 175061 m/sec, 64257935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 87/258 74/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 16635045 m, 173890 m/sec, 68022032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 92/258 78/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 17503116 m, 173614 m/sec, 71790498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 97/258 82/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 18342707 m, 167918 m/sec, 75644223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 102/258 85/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 19197574 m, 170973 m/sec, 79408095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 107/258 89/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 20011220 m, 162729 m/sec, 83371785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 112/258 93/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 20877939 m, 173343 m/sec, 87047475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 117/258 96/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 21708423 m, 166096 m/sec, 90784819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 122/258 100/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 22541791 m, 166673 m/sec, 94698516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 127/258 104/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 23369092 m, 165460 m/sec, 98477566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 132/258 107/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 24213576 m, 168896 m/sec, 102225806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 137/258 111/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 25003379 m, 157960 m/sec, 106153393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 142/258 115/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 25810140 m, 161352 m/sec, 109952275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 147/258 118/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 26619352 m, 161842 m/sec, 113731049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 152/258 122/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 27444023 m, 164934 m/sec, 117429475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 157/258 125/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 28265884 m, 164372 m/sec, 121151320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 162/258 129/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 29077318 m, 162286 m/sec, 124881408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 167/258 132/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 29898387 m, 164213 m/sec, 128584689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 172/258 136/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 30710903 m, 162503 m/sec, 132222921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 177/258 139/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 31491330 m, 156085 m/sec, 135980957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 182/258 143/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 32302006 m, 162135 m/sec, 139657847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 187/258 146/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 33077828 m, 155164 m/sec, 143421404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 192/258 150/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 33829663 m, 150367 m/sec, 147115319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 197/258 153/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 34613566 m, 156780 m/sec, 150853564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 202/258 157/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 35400709 m, 157428 m/sec, 154485055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 207/258 160/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 36194226 m, 158703 m/sec, 158130947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 212/258 164/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 36988537 m, 158862 m/sec, 161780408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 217/258 167/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 37790646 m, 160421 m/sec, 165411564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 222/258 171/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 38560577 m, 153986 m/sec, 169139048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 227/258 174/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 39361872 m, 160259 m/sec, 172712715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 232/258 178/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 40144056 m, 156436 m/sec, 176310297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 237/258 181/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 40923951 m, 155979 m/sec, 179922117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 242/258 184/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 41677074 m, 150624 m/sec, 183642967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 247/258 188/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 42454034 m, 155392 m/sec, 187269525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 252/258 191/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 43246759 m, 158545 m/sec, 190826530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 257/258 194/2000 LamportFastMutEx-PT-7-CTLFireability-2024-15 44002721 m, 151192 m/sec, 194542629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 46 LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 LamportFastMutEx-PT-7-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 3100 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for LamportFastMutEx-PT-7-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 LamportFastMutEx-PT-7-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/281 7/2000 LamportFastMutEx-PT-7-CTLFireability-2024-12 1350960 m, 270192 m/sec, 3564753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/281 11/2000 LamportFastMutEx-PT-7-CTLFireability-2024-12 2472335 m, 224275 m/sec, 7274760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/281 16/2000 LamportFastMutEx-PT-7-CTLFireability-2024-12 3508686 m, 207270 m/sec, 11212945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 22/281 18/2000 LamportFastMutEx-PT-7-CTLFireability-2024-12 3871698 m, 72602 m/sec, 12644485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-09: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-7-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-7-CTLFireability-2024-14: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-08: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 29/281 18/2000 LamportFastMutEx-PT-7-CTLFireability-2024-12 3872584 m, 177 m/sec, 12645891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800298"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-7.tgz
mv LamportFastMutEx-PT-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;