About the Execution of LoLA for LamportFastMutEx-PT-6
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.188 | 703699.00 | 711434.00 | 2940.00 | ?T???????????T?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800290
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 15K Apr 13 07:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 13 07:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 45K Apr 13 07:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 253K Apr 13 07:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 8.3K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 61K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 13 07:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 72K Apr 13 07:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 382K Apr 13 07:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.1K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 208K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-6-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717055574141
FORMULA LamportFastMutEx-PT-6-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-6-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717056277840
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 66 transitions removed,41 places removed
[[35mlola[0m][I] LAUNCH task # 60 (type CNST) for 59 LamportFastMutEx-PT-6-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 60 (type CNST) for LamportFastMutEx-PT-6-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 34 LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type CNST) for 65 LamportFastMutEx-PT-6-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 66 (type CNST) for LamportFastMutEx-PT-6-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 LamportFastMutEx-PT-6-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 6 LamportFastMutEx-PT-6-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 6 LamportFastMutEx-PT-6-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/EQUN) for 34 LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 34 LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 42580
[[35mlola[0m][I] fired transitions : 172299
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 LamportFastMutEx-PT-6-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/EQUN) for LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 77 (type SRCH) for LamportFastMutEx-PT-6-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 85 (type FNDP) for 52 LamportFastMutEx-PT-6-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 52 LamportFastMutEx-PT-6-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type FNDP) for LamportFastMutEx-PT-6-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16212
[[35mlola[0m][I] fired transitions : 54101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 41 LamportFastMutEx-PT-6-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 103
[[35mlola[0m][I] fired transitions : 108
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 LamportFastMutEx-PT-6-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 LamportFastMutEx-PT-6-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 536
[[35mlola[0m][I] fired transitions : 648
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 LamportFastMutEx-PT-6-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-6-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 4/359 5/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 1120436 m, 224087 m/sec, 4364380 t fired, .
[[35mlola[0m][.] 72 EF STEQ 4/3590 0/5 LamportFastMutEx-PT-6-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for LamportFastMutEx-PT-6-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 9/359 10/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 2241649 m, 224242 m/sec, 9395253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 14/359 15/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 3324515 m, 216573 m/sec, 14255997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 19/359 19/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 4354927 m, 206082 m/sec, 18972297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 24/359 24/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 5383024 m, 205619 m/sec, 23790225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 29/359 28/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 6404734 m, 204342 m/sec, 28406649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 34/359 33/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 7407716 m, 200596 m/sec, 33093933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 39/359 37/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 8392030 m, 196862 m/sec, 37811550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 44/359 41/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 9365974 m, 194788 m/sec, 42463091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 49/359 45/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 10330242 m, 192853 m/sec, 47119287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 54/359 49/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 11289859 m, 191923 m/sec, 51751436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 59/359 53/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 12241150 m, 190258 m/sec, 56362133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 64/359 57/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 13190032 m, 189776 m/sec, 60962711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 69/359 61/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 14122941 m, 186581 m/sec, 65576784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 74/359 65/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 15036178 m, 182647 m/sec, 70111229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 79/359 69/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 15947963 m, 182357 m/sec, 74622485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 84/359 73/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 16859279 m, 182263 m/sec, 79087473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 89/359 77/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 17767234 m, 181591 m/sec, 83551254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 94/359 81/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 18666750 m, 179903 m/sec, 88060622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 99/359 85/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 19570649 m, 180779 m/sec, 92505697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 104/359 89/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 20466577 m, 179185 m/sec, 96978823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 109/359 92/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 21355859 m, 177856 m/sec, 101485737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 114/359 96/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 22241179 m, 177064 m/sec, 105931211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 119/359 100/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 23138698 m, 179503 m/sec, 110345717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 124/359 104/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 24026429 m, 177546 m/sec, 114855948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 129/359 107/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 24915016 m, 177717 m/sec, 119309769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 134/359 111/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 25806184 m, 178233 m/sec, 123882719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 139/359 115/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 26683925 m, 175548 m/sec, 128363485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 144/359 119/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 27560793 m, 175373 m/sec, 132779851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 149/359 122/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 28439901 m, 175821 m/sec, 137260576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 154/359 126/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 29313568 m, 174733 m/sec, 141665762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 159/359 130/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 30180883 m, 173463 m/sec, 146122240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 164/359 133/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 31039883 m, 171800 m/sec, 150590503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 169/359 137/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 31911185 m, 174260 m/sec, 155042918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 174/359 141/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 32779751 m, 173713 m/sec, 159451549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 179/359 145/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 33638789 m, 171807 m/sec, 163875878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 184/359 148/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 34488770 m, 169996 m/sec, 168349150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 189/359 152/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 35347869 m, 171819 m/sec, 172768113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 194/359 155/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 36204224 m, 171271 m/sec, 177197157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 199/359 159/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 37055191 m, 170193 m/sec, 181624965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 204/359 163/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 37904642 m, 169890 m/sec, 186061968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 209/359 166/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 38762840 m, 171639 m/sec, 190478989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 214/359 170/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 39614932 m, 170418 m/sec, 194904228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 219/359 173/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 40462307 m, 169475 m/sec, 199387952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 224/359 177/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 41300299 m, 167598 m/sec, 203741301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 229/359 181/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 42145094 m, 168959 m/sec, 208127283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 234/359 184/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 42992743 m, 169529 m/sec, 212490999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 239/359 188/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 43833280 m, 168107 m/sec, 216988108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 244/359 191/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 44671369 m, 167617 m/sec, 221418571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 249/359 195/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 45512531 m, 168232 m/sec, 225814193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 254/359 198/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 46345171 m, 166528 m/sec, 230199042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 259/359 202/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 47181042 m, 167174 m/sec, 234634729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 264/359 205/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 48009080 m, 165607 m/sec, 238955435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 269/359 209/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 48835623 m, 165308 m/sec, 243352007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 274/359 212/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 49661165 m, 165108 m/sec, 247737900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 279/359 216/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 50489437 m, 165654 m/sec, 252090281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 284/359 219/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 51316679 m, 165448 m/sec, 256421541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 289/359 223/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 52138659 m, 164396 m/sec, 260749132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 294/359 226/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 52962350 m, 164738 m/sec, 265105587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 299/359 230/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 53788131 m, 165156 m/sec, 269389182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 304/359 233/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 54613587 m, 165091 m/sec, 273742037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 309/359 237/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 55433777 m, 164038 m/sec, 278102431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 314/359 240/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 56251070 m, 163458 m/sec, 282428944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 319/359 244/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 57072922 m, 164370 m/sec, 286727227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 324/359 247/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 57887249 m, 162865 m/sec, 291001517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 329/359 251/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 58702496 m, 163049 m/sec, 295308313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 334/359 254/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 59518473 m, 163195 m/sec, 299670129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 339/359 258/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 60326029 m, 161511 m/sec, 304022301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 344/359 261/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 61135448 m, 161883 m/sec, 308311135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 349/359 264/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 61943134 m, 161537 m/sec, 312659884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 354/359 268/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 62748048 m, 160982 m/sec, 316944407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 359/359 271/2000 LamportFastMutEx-PT-6-CTLFireability-2024-03 63556388 m, 161668 m/sec, 321231452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 LamportFastMutEx-PT-6-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 LamportFastMutEx-PT-6-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 3226 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for LamportFastMutEx-PT-6-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/358 6/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 1160966 m, 232193 m/sec, 4860730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/358 10/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 2166170 m, 201040 m/sec, 9777439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/358 14/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 3129310 m, 192628 m/sec, 14530465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/358 18/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 4073849 m, 188907 m/sec, 19241910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/358 22/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 5007843 m, 186798 m/sec, 23845455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/358 26/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 5918536 m, 182138 m/sec, 28450683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/358 30/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 6823621 m, 181017 m/sec, 33032126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/358 34/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 7711934 m, 177662 m/sec, 37563672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/358 38/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 8583085 m, 174230 m/sec, 42127827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/358 41/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 9441159 m, 171614 m/sec, 46722826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/358 45/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 10310449 m, 173858 m/sec, 51242549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/358 49/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 11174087 m, 172727 m/sec, 55734904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/358 52/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 12029150 m, 171012 m/sec, 60244389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/358 56/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 12891713 m, 172512 m/sec, 64701351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/358 60/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 13733908 m, 168439 m/sec, 69247667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/358 63/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 14576008 m, 168420 m/sec, 73697979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/358 67/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 15414302 m, 167658 m/sec, 78113886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/358 70/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 16251173 m, 167374 m/sec, 82537707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/358 74/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 17077258 m, 165217 m/sec, 86975099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/358 77/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 17889741 m, 162496 m/sec, 91537371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/358 81/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 18707576 m, 163567 m/sec, 95978040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/358 84/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 19524440 m, 163372 m/sec, 100363022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/358 88/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 20334037 m, 161919 m/sec, 104793761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/358 91/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 21144933 m, 162179 m/sec, 109203628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/358 95/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 21943242 m, 159661 m/sec, 113653179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/358 98/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 22748646 m, 161080 m/sec, 118069047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/358 102/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 23543942 m, 159059 m/sec, 122488058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/358 105/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 24342692 m, 159750 m/sec, 126856435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/358 108/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 25145303 m, 160522 m/sec, 131217494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/358 112/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 25940520 m, 159043 m/sec, 135535588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/358 115/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 26742055 m, 160307 m/sec, 139878795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/358 119/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 27530365 m, 157662 m/sec, 144321358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/358 122/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 28317020 m, 157331 m/sec, 148664945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/358 125/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 29103588 m, 157313 m/sec, 153030485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/358 129/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 29881249 m, 155532 m/sec, 157403805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/358 132/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 30667635 m, 157277 m/sec, 161782670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/358 135/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 31437437 m, 153960 m/sec, 166141493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/358 138/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 32208949 m, 154302 m/sec, 170480958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/358 142/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 32980789 m, 154368 m/sec, 174805314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/358 145/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 33756431 m, 155128 m/sec, 179139927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/358 148/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 34530045 m, 154722 m/sec, 183475384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/358 152/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 35297403 m, 153471 m/sec, 187818186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/358 155/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 36060623 m, 152644 m/sec, 192153525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/358 158/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 36821452 m, 152165 m/sec, 196471685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/358 161/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 37586751 m, 153059 m/sec, 200762408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/358 164/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 38346879 m, 152025 m/sec, 205103030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/358 168/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 39106698 m, 151963 m/sec, 209458249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/358 171/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 39865003 m, 151661 m/sec, 213768971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 245/358 174/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 40618296 m, 150658 m/sec, 218172415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 250/358 177/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 41369850 m, 150310 m/sec, 222506911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 255/358 181/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 42131504 m, 152330 m/sec, 226742084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 260/358 184/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 42897777 m, 153254 m/sec, 230996602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 265/358 187/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 43659211 m, 152286 m/sec, 235278098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 270/358 190/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 44403025 m, 148762 m/sec, 239612061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 275/358 193/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 45152147 m, 149824 m/sec, 243871051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 280/358 197/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 45899798 m, 149530 m/sec, 248102421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 285/358 200/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 46651938 m, 150428 m/sec, 252430874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 290/358 203/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 47392554 m, 148123 m/sec, 256688842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 295/358 206/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 48135318 m, 148552 m/sec, 260899683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 300/358 209/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 48871335 m, 147203 m/sec, 265170512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 305/358 212/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 49588865 m, 143506 m/sec, 269312236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 313/358 213/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 49770200 m, 36267 m/sec, 270329782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-6-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-6-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-11: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-6-CTLFireability-2024-12: DISJ 0 1 0 0 4 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 319/358 213/2000 LamportFastMutEx-PT-6-CTLFireability-2024-00 49902190 m, 26398 m/sec, 271104532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-6"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-6, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-6.tgz
mv LamportFastMutEx-PT-6 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;