MCC'2024- Execution of r225-tall-171649613800287

About the Execution of LoLA for LamportFastMutEx-PT-5

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	3259711.00	0.00	0.00	?FF?TT?F?TFFFFFT	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r225-tall-171649613800287.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LamportFastMutEx-PT-5, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649613800287
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 18K Apr 13 07:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 121K Apr 13 07:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Apr 13 07:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 127K Apr 13 07:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.7K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 36K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 07:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Apr 13 07:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 51K Apr 13 07:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 276K Apr 13 07:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.7K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.2K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 157K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-00
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-01
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-02
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-03
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-04
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-09
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-11
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-12
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-13
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-14
FORMULA_NAME LamportFastMutEx-PT-5-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717055021307

FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717058281018

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityFireability.xml[0m
[[35mlola[0m][I] Rule S: 58 transitions removed,37 places removed
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 LamportFastMutEx-PT-5-ReachabilityFireability-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/FNDP) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/EQUN) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 51 (type SKEL/SRCH) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 51 (type SRCH) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 LamportFastMutEx-PT-5-ReachabilityFireability-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 LamportFastMutEx-PT-5-ReachabilityFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 15 LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 LamportFastMutEx-PT-5-ReachabilityFireability-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 6 LamportFastMutEx-PT-5-ReachabilityFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 3 LamportFastMutEx-PT-5-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 27 LamportFastMutEx-PT-5-ReachabilityFireability-2024-09
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 92 (type FNDP) for 9 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 9 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 89
[[35mlola[0m][I] fired transitions : 92
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 36 LamportFastMutEx-PT-5-ReachabilityFireability-2024-12
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 0 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 24 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 4/509 3/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 684454 m, 136890 m/sec, 878907 t fired, .
[[35mlola[0m][.] 86 EF FNDP 5/712 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 1 attempts, .
[[35mlola[0m][.] 92 EF FNDP 5/712 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 1 attempts, .
[[35mlola[0m][.] 93 EF STEQ 5/891 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 21 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 9/509 5/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 1369572 m, 137023 m/sec, 1827747 t fired, .
[[35mlola[0m][.] 74 EF FNDP 1/712 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 1 attempts, .
[[35mlola[0m][.] 86 EF FNDP 10/883 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 2 attempts, .
[[35mlola[0m][.] 92 EF FNDP 10/883 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 2 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 14/509 8/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 2105558 m, 147197 m/sec, 2921102 t fired, .
[[35mlola[0m][.] 74 EF FNDP 6/711 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 1 attempts, .
[[35mlola[0m][.] 86 EF FNDP 15/882 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 3 attempts, .
[[35mlola[0m][.] 92 EF FNDP 15/882 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 2 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 19/509 10/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 2848574 m, 148603 m/sec, 4129622 t fired, .
[[35mlola[0m][.] 74 EF FNDP 11/706 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 2 attempts, .
[[35mlola[0m][.] 86 EF FNDP 20/877 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 4 attempts, .
[[35mlola[0m][.] 92 EF FNDP 20/877 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 3 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 24/509 13/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 3544128 m, 139110 m/sec, 5257769 t fired, .
[[35mlola[0m][.] 74 EF FNDP 16/701 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 3 attempts, .
[[35mlola[0m][.] 86 EF FNDP 25/872 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 4 attempts, .
[[35mlola[0m][.] 92 EF FNDP 25/872 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 4 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 29/509 15/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 4237493 m, 138673 m/sec, 6437147 t fired, .
[[35mlola[0m][.] 74 EF FNDP 21/696 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 4 attempts, .
[[35mlola[0m][.] 86 EF FNDP 30/867 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 5 attempts, .
[[35mlola[0m][.] 92 EF FNDP 30/867 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 4 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 34/509 18/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 4943405 m, 141182 m/sec, 7670534 t fired, .
[[35mlola[0m][.] 74 EF FNDP 26/691 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 5 attempts, .
[[35mlola[0m][.] 86 EF FNDP 35/862 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 6 attempts, .
[[35mlola[0m][.] 92 EF FNDP 35/862 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 5 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 39/509 20/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 5633409 m, 138000 m/sec, 8892561 t fired, .
[[35mlola[0m][.] 74 EF FNDP 31/686 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 5 attempts, .
[[35mlola[0m][.] 86 EF FNDP 40/857 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 7 attempts, .
[[35mlola[0m][.] 92 EF FNDP 40/857 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 6 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 44/509 22/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 6295931 m, 132504 m/sec, 10099314 t fired, .
[[35mlola[0m][.] 74 EF FNDP 36/681 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 6 attempts, .
[[35mlola[0m][.] 86 EF FNDP 45/852 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 7 attempts, .
[[35mlola[0m][.] 92 EF FNDP 45/852 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 6 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 49/509 24/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 6965127 m, 133839 m/sec, 11341130 t fired, .
[[35mlola[0m][.] 74 EF FNDP 41/676 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 7 attempts, .
[[35mlola[0m][.] 86 EF FNDP 50/847 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 8 attempts, .
[[35mlola[0m][.] 92 EF FNDP 50/847 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 7 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 54/509 27/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 7621939 m, 131362 m/sec, 12590177 t fired, .
[[35mlola[0m][.] 74 EF FNDP 46/671 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 8 attempts, .
[[35mlola[0m][.] 86 EF FNDP 55/842 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 9 attempts, .
[[35mlola[0m][.] 92 EF FNDP 55/842 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 8 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 59/509 29/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 8281855 m, 131983 m/sec, 13865074 t fired, .
[[35mlola[0m][.] 74 EF FNDP 51/666 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 8 attempts, .
[[35mlola[0m][.] 86 EF FNDP 60/837 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 10 attempts, .
[[35mlola[0m][.] 92 EF FNDP 60/837 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 8 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 64/509 31/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 8903724 m, 124373 m/sec, 15089369 t fired, .
[[35mlola[0m][.] 74 EF FNDP 56/661 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 9 attempts, .
[[35mlola[0m][.] 86 EF FNDP 65/832 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 10 attempts, .
[[35mlola[0m][.] 92 EF FNDP 65/832 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 9 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 69/509 33/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 9549554 m, 129166 m/sec, 16404695 t fired, .
[[35mlola[0m][.] 74 EF FNDP 61/656 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 10 attempts, .
[[35mlola[0m][.] 86 EF FNDP 70/827 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 11 attempts, .
[[35mlola[0m][.] 92 EF FNDP 70/827 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 10 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 74/509 36/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 10219665 m, 134022 m/sec, 17789001 t fired, .
[[35mlola[0m][.] 74 EF FNDP 66/651 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 11 attempts, .
[[35mlola[0m][.] 86 EF FNDP 75/822 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 12 attempts, .
[[35mlola[0m][.] 92 EF FNDP 75/822 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 10 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 79/509 38/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 10875886 m, 131244 m/sec, 19156854 t fired, .
[[35mlola[0m][.] 74 EF FNDP 71/646 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 11 attempts, .
[[35mlola[0m][.] 86 EF FNDP 80/817 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 13 attempts, .
[[35mlola[0m][.] 92 EF FNDP 80/817 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 11 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 84/509 40/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 11505379 m, 125898 m/sec, 20510736 t fired, .
[[35mlola[0m][.] 74 EF FNDP 76/641 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 12 attempts, .
[[35mlola[0m][.] 86 EF FNDP 85/812 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 13 attempts, .
[[35mlola[0m][.] 92 EF FNDP 85/812 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 12 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 89/509 42/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 12077800 m, 114484 m/sec, 21777246 t fired, .
[[35mlola[0m][.] 74 EF FNDP 81/636 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 13 attempts, .
[[35mlola[0m][.] 86 EF FNDP 90/807 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 14 attempts, .
[[35mlola[0m][.] 92 EF FNDP 90/807 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 12 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 94/509 44/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 12691988 m, 122837 m/sec, 23169717 t fired, .
[[35mlola[0m][.] 74 EF FNDP 86/631 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 13 attempts, .
[[35mlola[0m][.] 86 EF FNDP 95/802 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 15 attempts, .
[[35mlola[0m][.] 92 EF FNDP 95/802 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 13 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 99/509 46/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 13278556 m, 117313 m/sec, 24504053 t fired, .
[[35mlola[0m][.] 74 EF FNDP 91/626 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 14 attempts, .
[[35mlola[0m][.] 86 EF FNDP 100/797 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 16 attempts, .
[[35mlola[0m][.] 92 EF FNDP 100/797 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 14 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 104/509 48/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 13867061 m, 117701 m/sec, 25870119 t fired, .
[[35mlola[0m][.] 74 EF FNDP 96/621 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 15 attempts, .
[[35mlola[0m][.] 86 EF FNDP 105/792 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 16 attempts, .
[[35mlola[0m][.] 92 EF FNDP 105/792 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 14 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 109/509 50/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 14435133 m, 113614 m/sec, 27212571 t fired, .
[[35mlola[0m][.] 74 EF FNDP 101/616 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 16 attempts, .
[[35mlola[0m][.] 86 EF FNDP 110/787 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 17 attempts, .
[[35mlola[0m][.] 92 EF FNDP 110/787 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 15 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 114/509 52/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 14993975 m, 111768 m/sec, 28528676 t fired, .
[[35mlola[0m][.] 74 EF FNDP 106/611 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 17 attempts, .
[[35mlola[0m][.] 86 EF FNDP 115/782 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 18 attempts, .
[[35mlola[0m][.] 92 EF FNDP 115/782 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 16 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 119/509 54/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 15579662 m, 117137 m/sec, 29919533 t fired, .
[[35mlola[0m][.] 74 EF FNDP 111/606 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 17 attempts, .
[[35mlola[0m][.] 86 EF FNDP 120/777 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 19 attempts, .
[[35mlola[0m][.] 92 EF FNDP 120/777 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 16 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 124/509 56/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 16143160 m, 112699 m/sec, 31242974 t fired, .
[[35mlola[0m][.] 74 EF FNDP 116/601 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 18 attempts, .
[[35mlola[0m][.] 86 EF FNDP 125/772 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 19 attempts, .
[[35mlola[0m][.] 92 EF FNDP 125/772 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 17 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 129/509 58/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 16705837 m, 112535 m/sec, 32614497 t fired, .
[[35mlola[0m][.] 74 EF FNDP 121/596 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 19 attempts, .
[[35mlola[0m][.] 86 EF FNDP 130/767 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 20 attempts, .
[[35mlola[0m][.] 92 EF FNDP 130/767 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 18 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 134/509 60/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 17271246 m, 113081 m/sec, 33995448 t fired, .
[[35mlola[0m][.] 74 EF FNDP 126/591 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 20 attempts, .
[[35mlola[0m][.] 86 EF FNDP 135/762 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 21 attempts, .
[[35mlola[0m][.] 92 EF FNDP 135/762 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 18 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 139/509 62/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 17842538 m, 114258 m/sec, 35405013 t fired, .
[[35mlola[0m][.] 74 EF FNDP 131/586 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 20 attempts, .
[[35mlola[0m][.] 86 EF FNDP 140/757 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 22 attempts, .
[[35mlola[0m][.] 92 EF FNDP 140/757 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 19 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 144/509 63/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 18392600 m, 110012 m/sec, 36795186 t fired, .
[[35mlola[0m][.] 74 EF FNDP 136/581 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 21 attempts, .
[[35mlola[0m][.] 86 EF FNDP 145/752 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 22 attempts, .
[[35mlola[0m][.] 92 EF FNDP 145/752 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 20 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 149/509 65/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 18968717 m, 115223 m/sec, 38213364 t fired, .
[[35mlola[0m][.] 74 EF FNDP 141/576 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 22 attempts, .
[[35mlola[0m][.] 86 EF FNDP 150/747 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 23 attempts, .
[[35mlola[0m][.] 92 EF FNDP 150/747 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 20 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 154/509 67/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 19550710 m, 116398 m/sec, 39692022 t fired, .
[[35mlola[0m][.] 74 EF FNDP 146/571 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 23 attempts, .
[[35mlola[0m][.] 86 EF FNDP 155/742 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 24 attempts, .
[[35mlola[0m][.] 92 EF FNDP 155/742 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 21 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 159/509 69/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 20124680 m, 114794 m/sec, 41165380 t fired, .
[[35mlola[0m][.] 74 EF FNDP 151/566 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 23 attempts, .
[[35mlola[0m][.] 86 EF FNDP 160/737 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 25 attempts, .
[[35mlola[0m][.] 92 EF FNDP 160/737 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 22 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 164/509 71/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 20693821 m, 113828 m/sec, 42624903 t fired, .
[[35mlola[0m][.] 74 EF FNDP 156/561 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 24 attempts, .
[[35mlola[0m][.] 86 EF FNDP 165/732 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 25 attempts, .
[[35mlola[0m][.] 92 EF FNDP 165/732 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 22 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 169/509 73/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 21224677 m, 106171 m/sec, 43996965 t fired, .
[[35mlola[0m][.] 74 EF FNDP 161/556 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 25 attempts, .
[[35mlola[0m][.] 86 EF FNDP 170/727 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 26 attempts, .
[[35mlola[0m][.] 92 EF FNDP 170/727 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 23 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 174/509 75/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 21785398 m, 112144 m/sec, 45473862 t fired, .
[[35mlola[0m][.] 74 EF FNDP 166/551 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 26 attempts, .
[[35mlola[0m][.] 86 EF FNDP 175/722 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 27 attempts, .
[[35mlola[0m][.] 92 EF FNDP 175/722 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 24 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 179/509 77/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 22323407 m, 107601 m/sec, 46908462 t fired, .
[[35mlola[0m][.] 74 EF FNDP 171/546 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 27 attempts, .
[[35mlola[0m][.] 86 EF FNDP 180/717 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 28 attempts, .
[[35mlola[0m][.] 92 EF FNDP 180/717 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 24 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 184/509 79/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 22872424 m, 109803 m/sec, 48389982 t fired, .
[[35mlola[0m][.] 74 EF FNDP 176/541 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 27 attempts, .
[[35mlola[0m][.] 86 EF FNDP 185/712 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 28 attempts, .
[[35mlola[0m][.] 92 EF FNDP 185/712 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 25 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 189/509 81/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 23413834 m, 108282 m/sec, 49848952 t fired, .
[[35mlola[0m][.] 74 EF FNDP 181/536 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 28 attempts, .
[[35mlola[0m][.] 86 EF FNDP 190/707 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 29 attempts, .
[[35mlola[0m][.] 92 EF FNDP 190/707 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 26 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 194/509 82/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 23935876 m, 104408 m/sec, 51233397 t fired, .
[[35mlola[0m][.] 74 EF FNDP 186/531 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 29 attempts, .
[[35mlola[0m][.] 86 EF FNDP 195/702 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 30 attempts, .
[[35mlola[0m][.] 92 EF FNDP 195/702 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 26 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 199/509 84/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 24489046 m, 110634 m/sec, 52737824 t fired, .
[[35mlola[0m][.] 74 EF FNDP 191/526 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 30 attempts, .
[[35mlola[0m][.] 86 EF FNDP 200/697 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 31 attempts, .
[[35mlola[0m][.] 92 EF FNDP 200/697 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 27 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 204/509 86/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 25004617 m, 103114 m/sec, 54134136 t fired, .
[[35mlola[0m][.] 74 EF FNDP 196/521 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 30 attempts, .
[[35mlola[0m][.] 86 EF FNDP 205/692 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 32 attempts, .
[[35mlola[0m][.] 92 EF FNDP 205/692 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 28 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 209/509 88/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 25564628 m, 112002 m/sec, 55677618 t fired, .
[[35mlola[0m][.] 74 EF FNDP 201/516 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 31 attempts, .
[[35mlola[0m][.] 86 EF FNDP 210/687 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 32 attempts, .
[[35mlola[0m][.] 92 EF FNDP 210/687 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 28 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 214/509 90/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 26087460 m, 104566 m/sec, 57129730 t fired, .
[[35mlola[0m][.] 74 EF FNDP 206/511 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 32 attempts, .
[[35mlola[0m][.] 86 EF FNDP 215/682 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 33 attempts, .
[[35mlola[0m][.] 92 EF FNDP 215/682 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 29 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 219/509 92/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 26660977 m, 114703 m/sec, 58717073 t fired, .
[[35mlola[0m][.] 74 EF FNDP 211/506 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 33 attempts, .
[[35mlola[0m][.] 86 EF FNDP 220/677 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 34 attempts, .
[[35mlola[0m][.] 92 EF FNDP 220/677 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 30 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 224/509 93/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 27199869 m, 107778 m/sec, 60240577 t fired, .
[[35mlola[0m][.] 74 EF FNDP 216/501 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 33 attempts, .
[[35mlola[0m][.] 86 EF FNDP 225/672 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 35 attempts, .
[[35mlola[0m][.] 92 EF FNDP 225/672 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 30 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 229/509 95/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 27755421 m, 111110 m/sec, 61800392 t fired, .
[[35mlola[0m][.] 74 EF FNDP 221/496 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 34 attempts, .
[[35mlola[0m][.] 86 EF FNDP 230/667 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 35 attempts, .
[[35mlola[0m][.] 92 EF FNDP 230/667 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 31 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 234/509 97/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 28313631 m, 111642 m/sec, 63368919 t fired, .
[[35mlola[0m][.] 74 EF FNDP 226/491 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 35 attempts, .
[[35mlola[0m][.] 86 EF FNDP 235/662 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 36 attempts, .
[[35mlola[0m][.] 92 EF FNDP 235/662 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 31 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 239/509 99/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 28835472 m, 104368 m/sec, 64833893 t fired, .
[[35mlola[0m][.] 74 EF FNDP 231/486 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 36 attempts, .
[[35mlola[0m][.] 86 EF FNDP 240/657 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 37 attempts, .
[[35mlola[0m][.] 92 EF FNDP 240/657 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 32 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 244/509 101/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 29326808 m, 98267 m/sec, 66219645 t fired, .
[[35mlola[0m][.] 74 EF FNDP 236/481 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 36 attempts, .
[[35mlola[0m][.] 86 EF FNDP 245/652 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 38 attempts, .
[[35mlola[0m][.] 92 EF FNDP 245/652 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 33 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 249/509 102/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 29856202 m, 105878 m/sec, 67735937 t fired, .
[[35mlola[0m][.] 74 EF FNDP 241/476 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 37 attempts, .
[[35mlola[0m][.] 86 EF FNDP 250/647 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 38 attempts, .
[[35mlola[0m][.] 92 EF FNDP 250/647 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 34 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 254/509 104/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 30369214 m, 102602 m/sec, 69202425 t fired, .
[[35mlola[0m][.] 74 EF FNDP 246/471 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 38 attempts, .
[[35mlola[0m][.] 86 EF FNDP 255/642 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 39 attempts, .
[[35mlola[0m][.] 92 EF FNDP 255/642 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 34 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 259/509 106/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 30921059 m, 110369 m/sec, 70782409 t fired, .
[[35mlola[0m][.] 74 EF FNDP 251/466 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 39 attempts, .
[[35mlola[0m][.] 86 EF FNDP 260/637 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 40 attempts, .
[[35mlola[0m][.] 92 EF FNDP 260/637 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 35 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 264/509 108/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 31489430 m, 113674 m/sec, 72411777 t fired, .
[[35mlola[0m][.] 74 EF FNDP 256/461 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 40 attempts, .
[[35mlola[0m][.] 86 EF FNDP 265/632 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 41 attempts, .
[[35mlola[0m][.] 92 EF FNDP 265/632 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 36 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 269/509 110/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 32010624 m, 104238 m/sec, 73930574 t fired, .
[[35mlola[0m][.] 74 EF FNDP 261/456 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 40 attempts, .
[[35mlola[0m][.] 86 EF FNDP 270/627 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 41 attempts, .
[[35mlola[0m][.] 92 EF FNDP 270/627 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 36 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 274/509 112/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 32549930 m, 107861 m/sec, 75491494 t fired, .
[[35mlola[0m][.] 74 EF FNDP 266/451 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 41 attempts, .
[[35mlola[0m][.] 86 EF FNDP 275/622 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 42 attempts, .
[[35mlola[0m][.] 92 EF FNDP 275/622 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 37 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 279/509 113/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 33094174 m, 108848 m/sec, 77074440 t fired, .
[[35mlola[0m][.] 74 EF FNDP 271/446 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 42 attempts, .
[[35mlola[0m][.] 86 EF FNDP 280/617 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 43 attempts, .
[[35mlola[0m][.] 92 EF FNDP 280/617 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 38 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 284/509 115/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 33622494 m, 105664 m/sec, 78629013 t fired, .
[[35mlola[0m][.] 74 EF FNDP 276/441 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 43 attempts, .
[[35mlola[0m][.] 86 EF FNDP 285/612 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 44 attempts, .
[[35mlola[0m][.] 92 EF FNDP 285/612 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 38 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 289/509 117/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 34145641 m, 104629 m/sec, 80172910 t fired, .
[[35mlola[0m][.] 74 EF FNDP 281/436 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 43 attempts, .
[[35mlola[0m][.] 86 EF FNDP 290/607 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 44 attempts, .
[[35mlola[0m][.] 92 EF FNDP 290/607 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 39 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 294/509 119/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 34694243 m, 109720 m/sec, 81777235 t fired, .
[[35mlola[0m][.] 74 EF FNDP 286/431 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 44 attempts, .
[[35mlola[0m][.] 86 EF FNDP 295/602 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 45 attempts, .
[[35mlola[0m][.] 92 EF FNDP 295/602 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 40 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 299/509 121/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 35220200 m, 105191 m/sec, 83356167 t fired, .
[[35mlola[0m][.] 74 EF FNDP 291/426 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 45 attempts, .
[[35mlola[0m][.] 86 EF FNDP 300/597 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 46 attempts, .
[[35mlola[0m][.] 92 EF FNDP 300/597 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 40 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 304/509 122/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 35766178 m, 109195 m/sec, 84987430 t fired, .
[[35mlola[0m][.] 74 EF FNDP 296/421 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 46 attempts, .
[[35mlola[0m][.] 86 EF FNDP 305/592 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 47 attempts, .
[[35mlola[0m][.] 92 EF FNDP 305/592 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 41 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 309/509 124/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 36314083 m, 109581 m/sec, 86630697 t fired, .
[[35mlola[0m][.] 74 EF FNDP 301/416 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 46 attempts, .
[[35mlola[0m][.] 86 EF FNDP 310/587 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 47 attempts, .
[[35mlola[0m][.] 92 EF FNDP 310/587 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 41 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 314/509 126/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 36839286 m, 105040 m/sec, 88214789 t fired, .
[[35mlola[0m][.] 74 EF FNDP 306/411 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 47 attempts, .
[[35mlola[0m][.] 86 EF FNDP 315/582 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 48 attempts, .
[[35mlola[0m][.] 92 EF FNDP 315/582 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 42 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 319/509 128/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 37329728 m, 98088 m/sec, 89671188 t fired, .
[[35mlola[0m][.] 74 EF FNDP 311/406 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 48 attempts, .
[[35mlola[0m][.] 86 EF FNDP 320/577 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 49 attempts, .
[[35mlola[0m][.] 92 EF FNDP 320/577 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 43 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 324/509 129/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 37853016 m, 104657 m/sec, 91262198 t fired, .
[[35mlola[0m][.] 74 EF FNDP 316/401 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 49 attempts, .
[[35mlola[0m][.] 86 EF FNDP 325/572 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 50 attempts, .
[[35mlola[0m][.] 92 EF FNDP 325/572 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 44 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 329/509 131/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 38400057 m, 109408 m/sec, 92924678 t fired, .
[[35mlola[0m][.] 74 EF FNDP 321/396 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 49 attempts, .
[[35mlola[0m][.] 86 EF FNDP 330/567 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 50 attempts, .
[[35mlola[0m][.] 92 EF FNDP 330/567 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 44 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 334/509 133/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 38935041 m, 106996 m/sec, 94540312 t fired, .
[[35mlola[0m][.] 74 EF FNDP 326/391 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 50 attempts, .
[[35mlola[0m][.] 86 EF FNDP 335/562 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 51 attempts, .
[[35mlola[0m][.] 92 EF FNDP 335/562 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 45 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 339/509 135/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 39517192 m, 116430 m/sec, 96311558 t fired, .
[[35mlola[0m][.] 74 EF FNDP 331/386 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 51 attempts, .
[[35mlola[0m][.] 86 EF FNDP 340/557 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 52 attempts, .
[[35mlola[0m][.] 92 EF FNDP 340/557 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 45 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 344/509 137/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 40070859 m, 110733 m/sec, 97991821 t fired, .
[[35mlola[0m][.] 74 EF FNDP 336/381 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 52 attempts, .
[[35mlola[0m][.] 86 EF FNDP 345/552 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 53 attempts, .
[[35mlola[0m][.] 92 EF FNDP 345/552 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 46 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 349/509 139/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 40666533 m, 119134 m/sec, 99791939 t fired, .
[[35mlola[0m][.] 74 EF FNDP 341/376 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 52 attempts, .
[[35mlola[0m][.] 86 EF FNDP 350/547 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 53 attempts, .
[[35mlola[0m][.] 92 EF FNDP 350/547 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 47 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 354/509 141/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 41199023 m, 106498 m/sec, 101410732 t fired, .
[[35mlola[0m][.] 74 EF FNDP 346/371 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 53 attempts, .
[[35mlola[0m][.] 86 EF FNDP 355/542 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 54 attempts, .
[[35mlola[0m][.] 92 EF FNDP 355/542 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 48 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 359/509 142/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 41677564 m, 95708 m/sec, 102898120 t fired, .
[[35mlola[0m][.] 74 EF FNDP 351/366 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 54 attempts, .
[[35mlola[0m][.] 86 EF FNDP 360/537 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 55 attempts, .
[[35mlola[0m][.] 92 EF FNDP 360/537 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 48 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 364/509 144/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 42201643 m, 104815 m/sec, 104511817 t fired, .
[[35mlola[0m][.] 74 EF FNDP 356/361 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 55 attempts, .
[[35mlola[0m][.] 86 EF FNDP 365/532 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 56 attempts, .
[[35mlola[0m][.] 92 EF FNDP 365/532 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 49 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 74 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 369/509 146/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 42765310 m, 112733 m/sec, 106265694 t fired, .
[[35mlola[0m][.] 86 EF FNDP 370/527 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 57 attempts, .
[[35mlola[0m][.] 92 EF FNDP 370/527 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 50 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 12 LamportFastMutEx-PT-5-ReachabilityFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 56
[[35mlola[0m][I] time used : 361
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 18 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 374/594 148/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 43333678 m, 113673 m/sec, 108047474 t fired, .
[[35mlola[0m][.] 71 EF FNDP 5/799 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 1 attempts, .
[[35mlola[0m][.] 86 EF FNDP 375/819 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 57 attempts, .
[[35mlola[0m][.] 92 EF FNDP 375/819 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 50 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 379/594 150/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 43887053 m, 110675 m/sec, 109803076 t fired, .
[[35mlola[0m][.] 71 EF FNDP 10/794 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 2 attempts, .
[[35mlola[0m][.] 86 EF FNDP 380/814 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 58 attempts, .
[[35mlola[0m][.] 92 EF FNDP 380/814 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 51 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 384/594 152/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 44434437 m, 109476 m/sec, 111513039 t fired, .
[[35mlola[0m][.] 71 EF FNDP 15/789 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 3 attempts, .
[[35mlola[0m][.] 86 EF FNDP 385/809 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 59 attempts, .
[[35mlola[0m][.] 92 EF FNDP 385/809 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 52 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 389/594 153/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 44950234 m, 103159 m/sec, 113126287 t fired, .
[[35mlola[0m][.] 71 EF FNDP 20/784 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 3 attempts, .
[[35mlola[0m][.] 86 EF FNDP 390/804 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 60 attempts, .
[[35mlola[0m][.] 92 EF FNDP 390/804 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 52 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 394/594 155/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 45450013 m, 99955 m/sec, 114702782 t fired, .
[[35mlola[0m][.] 71 EF FNDP 25/779 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 4 attempts, .
[[35mlola[0m][.] 86 EF FNDP 395/799 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 60 attempts, .
[[35mlola[0m][.] 92 EF FNDP 395/799 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 53 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 399/594 157/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 45995661 m, 109129 m/sec, 116425401 t fired, .
[[35mlola[0m][.] 71 EF FNDP 30/774 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 5 attempts, .
[[35mlola[0m][.] 86 EF FNDP 400/794 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 61 attempts, .
[[35mlola[0m][.] 92 EF FNDP 400/794 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 54 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 404/594 159/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 46559526 m, 112773 m/sec, 118225007 t fired, .
[[35mlola[0m][.] 71 EF FNDP 35/769 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 6 attempts, .
[[35mlola[0m][.] 86 EF FNDP 405/789 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 62 attempts, .
[[35mlola[0m][.] 92 EF FNDP 405/789 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 54 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 409/594 161/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 47126301 m, 113355 m/sec, 120029167 t fired, .
[[35mlola[0m][.] 71 EF FNDP 40/764 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 7 attempts, .
[[35mlola[0m][.] 86 EF FNDP 410/784 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 63 attempts, .
[[35mlola[0m][.] 92 EF FNDP 410/784 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 55 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 414/594 163/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 47685368 m, 111813 m/sec, 121801507 t fired, .
[[35mlola[0m][.] 71 EF FNDP 45/759 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 7 attempts, .
[[35mlola[0m][.] 86 EF FNDP 415/779 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 63 attempts, .
[[35mlola[0m][.] 92 EF FNDP 415/779 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 56 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 419/594 164/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 48242734 m, 111473 m/sec, 123589546 t fired, .
[[35mlola[0m][.] 71 EF FNDP 50/754 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 8 attempts, .
[[35mlola[0m][.] 86 EF FNDP 420/774 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 64 attempts, .
[[35mlola[0m][.] 92 EF FNDP 420/774 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 56 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 424/594 166/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 48787814 m, 109016 m/sec, 125323897 t fired, .
[[35mlola[0m][.] 71 EF FNDP 55/749 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 9 attempts, .
[[35mlola[0m][.] 86 EF FNDP 425/769 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 65 attempts, .
[[35mlola[0m][.] 92 EF FNDP 425/769 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 57 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 429/594 168/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 49345496 m, 111536 m/sec, 127110909 t fired, .
[[35mlola[0m][.] 71 EF FNDP 60/744 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 10 attempts, .
[[35mlola[0m][.] 86 EF FNDP 430/764 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 66 attempts, .
[[35mlola[0m][.] 92 EF FNDP 430/764 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 58 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 434/594 170/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 49925218 m, 115944 m/sec, 128965471 t fired, .
[[35mlola[0m][.] 71 EF FNDP 65/739 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 11 attempts, .
[[35mlola[0m][.] 86 EF FNDP 435/759 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 66 attempts, .
[[35mlola[0m][.] 92 EF FNDP 435/759 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 58 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 439/594 172/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 50515199 m, 117996 m/sec, 130878516 t fired, .
[[35mlola[0m][.] 71 EF FNDP 70/734 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 11 attempts, .
[[35mlola[0m][.] 86 EF FNDP 440/754 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 67 attempts, .
[[35mlola[0m][.] 92 EF FNDP 440/754 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 59 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 444/594 174/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 51065306 m, 110021 m/sec, 132651798 t fired, .
[[35mlola[0m][.] 71 EF FNDP 75/729 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 12 attempts, .
[[35mlola[0m][.] 86 EF FNDP 445/749 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 68 attempts, .
[[35mlola[0m][.] 92 EF FNDP 445/749 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 60 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 449/594 176/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 51651547 m, 117248 m/sec, 134556834 t fired, .
[[35mlola[0m][.] 71 EF FNDP 80/724 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 13 attempts, .
[[35mlola[0m][.] 86 EF FNDP 450/744 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 69 attempts, .
[[35mlola[0m][.] 92 EF FNDP 450/744 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 60 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 454/594 178/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 52193899 m, 108470 m/sec, 136342300 t fired, .
[[35mlola[0m][.] 71 EF FNDP 85/719 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 14 attempts, .
[[35mlola[0m][.] 86 EF FNDP 455/739 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 69 attempts, .
[[35mlola[0m][.] 92 EF FNDP 455/739 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 61 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 459/594 180/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 52763272 m, 113874 m/sec, 138184596 t fired, .
[[35mlola[0m][.] 71 EF FNDP 90/714 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 14 attempts, .
[[35mlola[0m][.] 86 EF FNDP 460/734 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 70 attempts, .
[[35mlola[0m][.] 92 EF FNDP 460/734 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 61 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 464/594 182/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 53315428 m, 110431 m/sec, 140014512 t fired, .
[[35mlola[0m][.] 71 EF FNDP 95/709 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 15 attempts, .
[[35mlola[0m][.] 86 EF FNDP 465/729 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 71 attempts, .
[[35mlola[0m][.] 92 EF FNDP 465/729 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 62 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 469/594 183/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 53864710 m, 109856 m/sec, 141859000 t fired, .
[[35mlola[0m][.] 71 EF FNDP 100/704 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 16 attempts, .
[[35mlola[0m][.] 86 EF FNDP 470/724 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 72 attempts, .
[[35mlola[0m][.] 92 EF FNDP 470/724 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 63 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 474/594 185/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 54458763 m, 118810 m/sec, 143825199 t fired, .
[[35mlola[0m][.] 71 EF FNDP 105/699 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 17 attempts, .
[[35mlola[0m][.] 86 EF FNDP 475/719 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 73 attempts, .
[[35mlola[0m][.] 92 EF FNDP 475/719 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 63 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 479/594 187/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 55041533 m, 116554 m/sec, 145767808 t fired, .
[[35mlola[0m][.] 71 EF FNDP 110/694 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 17 attempts, .
[[35mlola[0m][.] 86 EF FNDP 480/714 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 73 attempts, .
[[35mlola[0m][.] 92 EF FNDP 480/714 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 64 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 484/594 189/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 55586780 m, 109049 m/sec, 147567307 t fired, .
[[35mlola[0m][.] 71 EF FNDP 115/689 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 18 attempts, .
[[35mlola[0m][.] 86 EF FNDP 485/709 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 74 attempts, .
[[35mlola[0m][.] 92 EF FNDP 485/709 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 65 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 489/594 191/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 56142145 m, 111073 m/sec, 149423167 t fired, .
[[35mlola[0m][.] 71 EF FNDP 120/684 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 19 attempts, .
[[35mlola[0m][.] 86 EF FNDP 490/704 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 75 attempts, .
[[35mlola[0m][.] 92 EF FNDP 490/704 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 65 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 494/594 193/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 56701052 m, 111781 m/sec, 151298807 t fired, .
[[35mlola[0m][.] 71 EF FNDP 125/679 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 20 attempts, .
[[35mlola[0m][.] 86 EF FNDP 495/699 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 76 attempts, .
[[35mlola[0m][.] 92 EF FNDP 495/699 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 66 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 499/594 195/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 57273730 m, 114535 m/sec, 153228944 t fired, .
[[35mlola[0m][.] 71 EF FNDP 130/674 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 21 attempts, .
[[35mlola[0m][.] 86 EF FNDP 500/694 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 76 attempts, .
[[35mlola[0m][.] 92 EF FNDP 500/694 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 67 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 504/594 197/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 57841859 m, 113625 m/sec, 155127185 t fired, .
[[35mlola[0m][.] 71 EF FNDP 135/669 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 21 attempts, .
[[35mlola[0m][.] 86 EF FNDP 505/689 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 77 attempts, .
[[35mlola[0m][.] 92 EF FNDP 505/689 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 67 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 509/594 199/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 58411734 m, 113975 m/sec, 157015743 t fired, .
[[35mlola[0m][.] 71 EF FNDP 140/664 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 22 attempts, .
[[35mlola[0m][.] 86 EF FNDP 510/684 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 78 attempts, .
[[35mlola[0m][.] 92 EF FNDP 510/684 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 68 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 514/594 201/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 58964104 m, 110474 m/sec, 158871924 t fired, .
[[35mlola[0m][.] 71 EF FNDP 145/659 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 23 attempts, .
[[35mlola[0m][.] 86 EF FNDP 515/679 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 79 attempts, .
[[35mlola[0m][.] 92 EF FNDP 515/679 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 69 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 519/594 202/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 59503281 m, 107835 m/sec, 160695661 t fired, .
[[35mlola[0m][.] 71 EF FNDP 150/654 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 24 attempts, .
[[35mlola[0m][.] 86 EF FNDP 520/674 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 79 attempts, .
[[35mlola[0m][.] 92 EF FNDP 520/674 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 69 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 524/594 204/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 60079953 m, 115334 m/sec, 162622909 t fired, .
[[35mlola[0m][.] 71 EF FNDP 155/649 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 24 attempts, .
[[35mlola[0m][.] 86 EF FNDP 525/669 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 80 attempts, .
[[35mlola[0m][.] 92 EF FNDP 525/669 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 70 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 529/594 206/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 60649531 m, 113915 m/sec, 164646260 t fired, .
[[35mlola[0m][.] 71 EF FNDP 160/644 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 25 attempts, .
[[35mlola[0m][.] 86 EF FNDP 530/664 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 81 attempts, .
[[35mlola[0m][.] 92 EF FNDP 530/664 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 71 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 534/594 208/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 61223178 m, 114729 m/sec, 166618961 t fired, .
[[35mlola[0m][.] 71 EF FNDP 165/639 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 26 attempts, .
[[35mlola[0m][.] 86 EF FNDP 535/659 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 82 attempts, .
[[35mlola[0m][.] 92 EF FNDP 535/659 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 71 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 539/594 210/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 61761151 m, 107594 m/sec, 168416879 t fired, .
[[35mlola[0m][.] 71 EF FNDP 170/634 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 27 attempts, .
[[35mlola[0m][.] 86 EF FNDP 540/654 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 82 attempts, .
[[35mlola[0m][.] 92 EF FNDP 540/654 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 72 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 544/594 212/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 62313421 m, 110454 m/sec, 170317021 t fired, .
[[35mlola[0m][.] 71 EF FNDP 175/629 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 28 attempts, .
[[35mlola[0m][.] 86 EF FNDP 545/649 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 83 attempts, .
[[35mlola[0m][.] 92 EF FNDP 545/649 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 73 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 549/594 214/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 62888902 m, 115096 m/sec, 172310041 t fired, .
[[35mlola[0m][.] 71 EF FNDP 180/624 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 28 attempts, .
[[35mlola[0m][.] 86 EF FNDP 550/644 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 84 attempts, .
[[35mlola[0m][.] 92 EF FNDP 550/644 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 73 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 554/594 216/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 63418210 m, 105861 m/sec, 174181254 t fired, .
[[35mlola[0m][.] 71 EF FNDP 185/619 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 29 attempts, .
[[35mlola[0m][.] 86 EF FNDP 555/639 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 85 attempts, .
[[35mlola[0m][.] 92 EF FNDP 555/639 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 74 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 559/594 217/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 63978395 m, 112037 m/sec, 176119551 t fired, .
[[35mlola[0m][.] 71 EF FNDP 190/614 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 30 attempts, .
[[35mlola[0m][.] 86 EF FNDP 560/634 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 85 attempts, .
[[35mlola[0m][.] 92 EF FNDP 560/634 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 75 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 564/594 219/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 64553183 m, 114957 m/sec, 178139628 t fired, .
[[35mlola[0m][.] 71 EF FNDP 195/609 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 31 attempts, .
[[35mlola[0m][.] 86 EF FNDP 565/629 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 86 attempts, .
[[35mlola[0m][.] 92 EF FNDP 565/629 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 75 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 569/594 221/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 65066321 m, 102627 m/sec, 179959669 t fired, .
[[35mlola[0m][.] 71 EF FNDP 200/604 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 32 attempts, .
[[35mlola[0m][.] 86 EF FNDP 570/624 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 87 attempts, .
[[35mlola[0m][.] 92 EF FNDP 570/624 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 76 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 574/594 223/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 65587908 m, 104317 m/sec, 181829004 t fired, .
[[35mlola[0m][.] 71 EF FNDP 205/599 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 32 attempts, .
[[35mlola[0m][.] 86 EF FNDP 575/619 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 87 attempts, .
[[35mlola[0m][.] 92 EF FNDP 575/619 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 77 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 579/594 225/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 66142692 m, 110956 m/sec, 183851391 t fired, .
[[35mlola[0m][.] 71 EF FNDP 210/594 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 33 attempts, .
[[35mlola[0m][.] 86 EF FNDP 580/614 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 88 attempts, .
[[35mlola[0m][.] 92 EF FNDP 580/614 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 77 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 584/594 227/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 66676278 m, 106717 m/sec, 185831493 t fired, .
[[35mlola[0m][.] 71 EF FNDP 215/589 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 34 attempts, .
[[35mlola[0m][.] 86 EF FNDP 585/609 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 89 attempts, .
[[35mlola[0m][.] 92 EF FNDP 585/609 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 78 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 589/594 228/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 67227262 m, 110196 m/sec, 187862453 t fired, .
[[35mlola[0m][.] 71 EF FNDP 220/584 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 35 attempts, .
[[35mlola[0m][.] 86 EF FNDP 590/604 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 90 attempts, .
[[35mlola[0m][.] 92 EF FNDP 590/604 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 79 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF EXCL 594/594 230/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 67776970 m, 109941 m/sec, 189792917 t fired, .
[[35mlola[0m][.] 71 EF FNDP 225/579 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 35 attempts, .
[[35mlola[0m][.] 86 EF FNDP 595/599 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 90 attempts, .
[[35mlola[0m][.] 92 EF FNDP 595/599 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 79 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 69 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 (local timeout)
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 (local timeout)
[[35mlola[0m][W] CANCELED task # 92 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 2 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 2 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 2 0 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 0 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 71 EF FNDP 230/574 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 36 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 30 LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 30 LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 30 LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 92 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 81
[[35mlola[0m][I] time used : 600
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 92
[[35mlola[0m][I] time used : 600
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3956
[[35mlola[0m][I] fired transitions : 8317
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 18 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 742 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 0 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 21 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 71 EF FNDP 235/1369 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 37 attempts, .
[[35mlola[0m][.] 73 EF EXCL 5/742 2/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 461891 m, 92378 m/sec, 1003300 t fired, .
[[35mlola[0m][.] 79 EF STEQ 5/1484 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 89 EF STEQ 5/1484 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 2 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 71 EF FNDP 240/1364 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 38 attempts, .
[[35mlola[0m][.] 73 EF EXCL 10/742 4/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 928009 m, 93223 m/sec, 1892254 t fired, .
[[35mlola[0m][.] 79 EF STEQ 10/1479 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 89 EF STEQ 10/1479 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 24 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 24 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 4/1477 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 1 attempts, .
[[35mlola[0m][.] 68 EF STEQ 2/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 245/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 39 attempts, .
[[35mlola[0m][.] 73 EF EXCL 15/742 5/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 1378877 m, 90173 m/sec, 2761060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 9/1475 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 2 attempts, .
[[35mlola[0m][.] 68 EF STEQ 7/2954 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 250/2954 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 39 attempts, .
[[35mlola[0m][.] 73 EF EXCL 20/742 7/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 1895302 m, 103285 m/sec, 3766364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 14/1470 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 3 attempts, .
[[35mlola[0m][.] 68 EF STEQ 12/2949 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 255/2949 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 40 attempts, .
[[35mlola[0m][.] 73 EF EXCL 25/742 9/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 2387257 m, 98391 m/sec, 4724766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 19/1465 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 3 attempts, .
[[35mlola[0m][.] 68 EF STEQ 17/2944 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 260/2944 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 41 attempts, .
[[35mlola[0m][.] 73 EF EXCL 30/742 11/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 2853595 m, 93267 m/sec, 5625759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 24/1460 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 4 attempts, .
[[35mlola[0m][.] 68 EF STEQ 22/2939 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 265/2939 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 41 attempts, .
[[35mlola[0m][.] 73 EF EXCL 35/742 12/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 3325274 m, 94335 m/sec, 6536006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 29/1455 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 5 attempts, .
[[35mlola[0m][.] 68 EF STEQ 27/2934 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 270/2934 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 42 attempts, .
[[35mlola[0m][.] 73 EF EXCL 40/742 14/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 3814716 m, 97888 m/sec, 7494680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 34/1450 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 6 attempts, .
[[35mlola[0m][.] 68 EF STEQ 32/2929 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 275/2929 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 43 attempts, .
[[35mlola[0m][.] 73 EF EXCL 45/742 16/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 4267672 m, 90591 m/sec, 8386075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 39/1442 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 6 attempts, .
[[35mlola[0m][.] 68 EF STEQ 37/2921 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 280/2921 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 43 attempts, .
[[35mlola[0m][.] 73 EF EXCL 50/742 18/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 4832817 m, 113029 m/sec, 9511487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 44/1440 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 7 attempts, .
[[35mlola[0m][.] 68 EF STEQ 42/2919 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 285/2919 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 44 attempts, .
[[35mlola[0m][.] 73 EF EXCL 55/742 20/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 5433185 m, 120073 m/sec, 10680245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 49/1435 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 8 attempts, .
[[35mlola[0m][.] 68 EF STEQ 47/2914 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 290/2914 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 45 attempts, .
[[35mlola[0m][.] 73 EF EXCL 60/742 22/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 6045773 m, 122517 m/sec, 11908601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 54/1430 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 9 attempts, .
[[35mlola[0m][.] 68 EF STEQ 52/2909 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 295/2909 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 46 attempts, .
[[35mlola[0m][.] 73 EF EXCL 65/742 24/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 6622775 m, 115400 m/sec, 13051318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 59/1425 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 10 attempts, .
[[35mlola[0m][.] 68 EF STEQ 57/2904 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 300/2904 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 47 attempts, .
[[35mlola[0m][.] 73 EF EXCL 70/742 26/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 7169020 m, 109249 m/sec, 14152227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 64/1420 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 11 attempts, .
[[35mlola[0m][.] 68 EF STEQ 62/2899 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 305/2899 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 47 attempts, .
[[35mlola[0m][.] 73 EF EXCL 75/742 28/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 7744762 m, 115148 m/sec, 15338002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 69/1415 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 12 attempts, .
[[35mlola[0m][.] 68 EF STEQ 67/2894 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 310/2894 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 48 attempts, .
[[35mlola[0m][.] 73 EF EXCL 80/742 30/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 8306980 m, 112443 m/sec, 16486232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 74/1410 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 13 attempts, .
[[35mlola[0m][.] 68 EF STEQ 72/2889 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 315/2889 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 49 attempts, .
[[35mlola[0m][.] 73 EF EXCL 85/742 31/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 8840957 m, 106795 m/sec, 17593950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 79/1405 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 13 attempts, .
[[35mlola[0m][.] 68 EF STEQ 77/2884 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 320/2884 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 50 attempts, .
[[35mlola[0m][.] 73 EF EXCL 90/742 33/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 9426387 m, 117086 m/sec, 18821479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 84/1400 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 14 attempts, .
[[35mlola[0m][.] 68 EF STEQ 82/2879 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 325/2879 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 51 attempts, .
[[35mlola[0m][.] 73 EF EXCL 95/742 35/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 9992656 m, 113253 m/sec, 20000079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 89/1395 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 15 attempts, .
[[35mlola[0m][.] 68 EF STEQ 87/2874 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 330/2874 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 52 attempts, .
[[35mlola[0m][.] 73 EF EXCL 100/742 37/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 10521862 m, 105841 m/sec, 21135057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 94/1390 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 16 attempts, .
[[35mlola[0m][.] 68 EF STEQ 92/2869 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 335/2869 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 52 attempts, .
[[35mlola[0m][.] 73 EF EXCL 105/742 39/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 11079280 m, 111483 m/sec, 22318212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 99/1385 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 17 attempts, .
[[35mlola[0m][.] 68 EF STEQ 97/2864 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 340/2864 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 53 attempts, .
[[35mlola[0m][.] 73 EF EXCL 110/742 41/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 11651664 m, 114476 m/sec, 23537437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 104/1380 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 18 attempts, .
[[35mlola[0m][.] 68 EF STEQ 102/2859 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 345/2859 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 54 attempts, .
[[35mlola[0m][.] 73 EF EXCL 115/742 43/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 12198330 m, 109333 m/sec, 24712194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 109/1375 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 19 attempts, .
[[35mlola[0m][.] 68 EF STEQ 107/2854 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 350/2854 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 55 attempts, .
[[35mlola[0m][.] 73 EF EXCL 120/742 45/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 12770242 m, 114382 m/sec, 25958171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 114/1370 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 20 attempts, .
[[35mlola[0m][.] 68 EF STEQ 112/2849 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 355/2849 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 56 attempts, .
[[35mlola[0m][.] 73 EF EXCL 125/742 47/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 13327030 m, 111357 m/sec, 27163840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 119/1365 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 21 attempts, .
[[35mlola[0m][.] 68 EF STEQ 117/2844 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 360/2844 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 57 attempts, .
[[35mlola[0m][.] 73 EF EXCL 130/742 49/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 13907010 m, 115996 m/sec, 28436380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 124/1360 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 21 attempts, .
[[35mlola[0m][.] 68 EF STEQ 122/2839 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 365/2839 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 57 attempts, .
[[35mlola[0m][.] 73 EF EXCL 135/742 51/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 14461246 m, 110847 m/sec, 29655257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 129/1355 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 22 attempts, .
[[35mlola[0m][.] 68 EF STEQ 127/2834 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 370/2834 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 58 attempts, .
[[35mlola[0m][.] 73 EF EXCL 140/742 53/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 15030402 m, 113831 m/sec, 30930726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 134/1350 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 23 attempts, .
[[35mlola[0m][.] 68 EF STEQ 132/2829 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 375/2829 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 59 attempts, .
[[35mlola[0m][.] 73 EF EXCL 145/742 54/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 15577155 m, 109350 m/sec, 32150165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 139/1345 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 24 attempts, .
[[35mlola[0m][.] 68 EF STEQ 137/2824 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 380/2824 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 60 attempts, .
[[35mlola[0m][.] 73 EF EXCL 150/742 56/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 16147142 m, 113997 m/sec, 33420105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 144/1340 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 25 attempts, .
[[35mlola[0m][.] 68 EF STEQ 142/2819 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 385/2819 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 61 attempts, .
[[35mlola[0m][.] 73 EF EXCL 155/742 58/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 16718429 m, 114257 m/sec, 34720179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 149/1335 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 26 attempts, .
[[35mlola[0m][.] 68 EF STEQ 147/2814 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 390/2814 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 61 attempts, .
[[35mlola[0m][.] 73 EF EXCL 160/742 60/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 17265369 m, 109388 m/sec, 35972387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 154/1330 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 27 attempts, .
[[35mlola[0m][.] 68 EF STEQ 152/2809 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 395/2809 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 62 attempts, .
[[35mlola[0m][.] 73 EF EXCL 165/742 62/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 17792034 m, 105333 m/sec, 37179390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 159/1325 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 28 attempts, .
[[35mlola[0m][.] 68 EF STEQ 157/2804 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 400/2804 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 63 attempts, .
[[35mlola[0m][.] 73 EF EXCL 170/742 64/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 18352365 m, 112066 m/sec, 38460020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 164/1320 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 29 attempts, .
[[35mlola[0m][.] 68 EF STEQ 162/2799 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 405/2799 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 64 attempts, .
[[35mlola[0m][.] 73 EF EXCL 175/742 66/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 18917571 m, 113041 m/sec, 39769915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 169/1315 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 29 attempts, .
[[35mlola[0m][.] 68 EF STEQ 167/2794 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 410/2794 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 65 attempts, .
[[35mlola[0m][.] 73 EF EXCL 180/742 68/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 19486087 m, 113703 m/sec, 41110056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 174/1310 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 30 attempts, .
[[35mlola[0m][.] 68 EF STEQ 172/2789 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 415/2789 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 66 attempts, .
[[35mlola[0m][.] 73 EF EXCL 185/742 70/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 20024520 m, 107686 m/sec, 42382065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 179/1305 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 31 attempts, .
[[35mlola[0m][.] 68 EF STEQ 177/2784 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 420/2784 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 66 attempts, .
[[35mlola[0m][.] 73 EF EXCL 190/742 71/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 20578933 m, 110882 m/sec, 43677229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 184/1300 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 32 attempts, .
[[35mlola[0m][.] 68 EF STEQ 182/2779 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 425/2779 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 67 attempts, .
[[35mlola[0m][.] 73 EF EXCL 195/742 73/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 21126063 m, 109426 m/sec, 44975309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 189/1295 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 33 attempts, .
[[35mlola[0m][.] 68 EF STEQ 187/2774 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 430/2774 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 68 attempts, .
[[35mlola[0m][.] 73 EF EXCL 200/742 75/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 21678593 m, 110506 m/sec, 46312618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 194/1290 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 34 attempts, .
[[35mlola[0m][.] 68 EF STEQ 192/2769 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 435/2769 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 69 attempts, .
[[35mlola[0m][.] 73 EF EXCL 205/742 77/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 22236165 m, 111514 m/sec, 47663365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 199/1285 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 35 attempts, .
[[35mlola[0m][.] 68 EF STEQ 197/2764 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 440/2764 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 70 attempts, .
[[35mlola[0m][.] 73 EF EXCL 210/742 79/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 22794334 m, 111633 m/sec, 49014673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 204/1280 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 36 attempts, .
[[35mlola[0m][.] 68 EF STEQ 202/2759 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 445/2759 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 70 attempts, .
[[35mlola[0m][.] 73 EF EXCL 215/742 81/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 23340444 m, 109222 m/sec, 50339702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 209/1275 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 37 attempts, .
[[35mlola[0m][.] 68 EF STEQ 207/2754 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 450/2754 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 71 attempts, .
[[35mlola[0m][.] 73 EF EXCL 220/742 83/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 23888839 m, 109679 m/sec, 51695426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 214/1270 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 37 attempts, .
[[35mlola[0m][.] 68 EF STEQ 212/2749 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 455/2749 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 72 attempts, .
[[35mlola[0m][.] 73 EF EXCL 225/742 85/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 24447193 m, 111670 m/sec, 53066893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 219/1265 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 38 attempts, .
[[35mlola[0m][.] 68 EF STEQ 217/2744 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 460/2744 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 73 attempts, .
[[35mlola[0m][.] 73 EF EXCL 230/742 86/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 24993107 m, 109182 m/sec, 54405175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 224/1260 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 39 attempts, .
[[35mlola[0m][.] 68 EF STEQ 222/2739 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 465/2739 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 74 attempts, .
[[35mlola[0m][.] 73 EF EXCL 235/742 88/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 25562269 m, 113832 m/sec, 55826920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 229/1255 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 40 attempts, .
[[35mlola[0m][.] 68 EF STEQ 227/2734 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 470/2734 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 74 attempts, .
[[35mlola[0m][.] 73 EF EXCL 240/742 90/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 26090278 m, 105601 m/sec, 57148982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 234/1250 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 41 attempts, .
[[35mlola[0m][.] 68 EF STEQ 232/2729 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 475/2729 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 75 attempts, .
[[35mlola[0m][.] 73 EF EXCL 245/742 92/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 26665232 m, 114990 m/sec, 58608312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 239/1245 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 42 attempts, .
[[35mlola[0m][.] 68 EF STEQ 237/2724 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 480/2724 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 76 attempts, .
[[35mlola[0m][.] 73 EF EXCL 250/742 94/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 27210800 m, 109113 m/sec, 59980826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 244/1240 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 43 attempts, .
[[35mlola[0m][.] 68 EF STEQ 242/2719 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 485/2719 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 77 attempts, .
[[35mlola[0m][.] 73 EF EXCL 255/742 96/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 27792970 m, 116434 m/sec, 61461438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 249/1235 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 44 attempts, .
[[35mlola[0m][.] 68 EF STEQ 247/2714 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 490/2714 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 78 attempts, .
[[35mlola[0m][.] 73 EF EXCL 260/742 98/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 28334574 m, 108320 m/sec, 62849410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 254/1230 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 44 attempts, .
[[35mlola[0m][.] 68 EF STEQ 252/2709 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 495/2709 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 79 attempts, .
[[35mlola[0m][.] 73 EF EXCL 265/742 99/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 28863066 m, 105698 m/sec, 64198696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 259/1225 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 45 attempts, .
[[35mlola[0m][.] 68 EF STEQ 257/2704 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 500/2704 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 79 attempts, .
[[35mlola[0m][.] 73 EF EXCL 270/742 101/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 29387262 m, 104839 m/sec, 65543046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 264/1220 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 46 attempts, .
[[35mlola[0m][.] 68 EF STEQ 262/2699 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 505/2699 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 80 attempts, .
[[35mlola[0m][.] 73 EF EXCL 275/742 103/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 29918215 m, 106190 m/sec, 66918618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 269/1215 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 47 attempts, .
[[35mlola[0m][.] 68 EF STEQ 267/2694 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 510/2694 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 81 attempts, .
[[35mlola[0m][.] 73 EF EXCL 280/742 105/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 30465475 m, 109452 m/sec, 68342286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 274/1210 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 48 attempts, .
[[35mlola[0m][.] 68 EF STEQ 272/2689 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 515/2689 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 82 attempts, .
[[35mlola[0m][.] 73 EF EXCL 285/742 107/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 31015155 m, 109936 m/sec, 69777568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 279/1205 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 49 attempts, .
[[35mlola[0m][.] 68 EF STEQ 277/2684 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 520/2684 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 83 attempts, .
[[35mlola[0m][.] 73 EF EXCL 290/742 109/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 31546697 m, 106308 m/sec, 71175535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 284/1200 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 50 attempts, .
[[35mlola[0m][.] 68 EF STEQ 282/2679 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 525/2679 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 84 attempts, .
[[35mlola[0m][.] 73 EF EXCL 295/742 110/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 32086544 m, 107969 m/sec, 72616896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 289/1195 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 51 attempts, .
[[35mlola[0m][.] 68 EF STEQ 287/2674 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 530/2674 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 84 attempts, .
[[35mlola[0m][.] 73 EF EXCL 300/742 112/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 32643786 m, 111448 m/sec, 74058885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 294/1190 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 52 attempts, .
[[35mlola[0m][.] 68 EF STEQ 292/2669 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 535/2669 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 85 attempts, .
[[35mlola[0m][.] 73 EF EXCL 305/742 114/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 33194287 m, 110100 m/sec, 75510018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 299/1185 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 52 attempts, .
[[35mlola[0m][.] 68 EF STEQ 297/2664 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 540/2664 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 86 attempts, .
[[35mlola[0m][.] 73 EF EXCL 310/742 116/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 33734762 m, 108095 m/sec, 76934983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 304/1180 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 53 attempts, .
[[35mlola[0m][.] 68 EF STEQ 302/2659 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 545/2659 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 87 attempts, .
[[35mlola[0m][.] 73 EF EXCL 315/742 118/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 34274077 m, 107863 m/sec, 78360489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 309/1175 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 54 attempts, .
[[35mlola[0m][.] 68 EF STEQ 307/2654 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 550/2654 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 88 attempts, .
[[35mlola[0m][.] 73 EF EXCL 320/742 120/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 34805173 m, 106219 m/sec, 79788531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 314/1170 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 55 attempts, .
[[35mlola[0m][.] 68 EF STEQ 312/2649 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 555/2649 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 88 attempts, .
[[35mlola[0m][.] 73 EF EXCL 325/742 121/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 35363121 m, 111589 m/sec, 81297989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 319/1165 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 56 attempts, .
[[35mlola[0m][.] 68 EF STEQ 317/2644 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 560/2644 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 89 attempts, .
[[35mlola[0m][.] 73 EF EXCL 330/742 123/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 35922932 m, 111962 m/sec, 82814676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 324/1160 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 57 attempts, .
[[35mlola[0m][.] 68 EF STEQ 322/2639 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 565/2639 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 90 attempts, .
[[35mlola[0m][.] 73 EF EXCL 335/742 125/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 36443112 m, 104036 m/sec, 84235770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 329/1155 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 58 attempts, .
[[35mlola[0m][.] 68 EF STEQ 327/2634 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 570/2634 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 91 attempts, .
[[35mlola[0m][.] 73 EF EXCL 340/742 127/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 36990050 m, 109387 m/sec, 85726693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 334/1150 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 59 attempts, .
[[35mlola[0m][.] 68 EF STEQ 332/2629 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 575/2629 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 92 attempts, .
[[35mlola[0m][.] 73 EF EXCL 345/742 129/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 37527645 m, 107519 m/sec, 87182929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 339/1145 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 59 attempts, .
[[35mlola[0m][.] 68 EF STEQ 337/2624 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 580/2624 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 93 attempts, .
[[35mlola[0m][.] 73 EF EXCL 350/742 131/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 38091424 m, 112755 m/sec, 88730348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 344/1140 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 60 attempts, .
[[35mlola[0m][.] 68 EF STEQ 342/2619 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 585/2619 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 93 attempts, .
[[35mlola[0m][.] 73 EF EXCL 355/742 133/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 38651721 m, 112059 m/sec, 90263690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 349/1135 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 61 attempts, .
[[35mlola[0m][.] 68 EF STEQ 347/2614 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 590/2614 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 94 attempts, .
[[35mlola[0m][.] 73 EF EXCL 360/742 134/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 39158932 m, 101442 m/sec, 91663684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 354/1130 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 62 attempts, .
[[35mlola[0m][.] 68 EF STEQ 352/2609 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 595/2609 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 95 attempts, .
[[35mlola[0m][.] 73 EF EXCL 365/742 136/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 39715525 m, 111318 m/sec, 93223524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 359/1125 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 63 attempts, .
[[35mlola[0m][.] 68 EF STEQ 357/2604 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 600/2604 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 96 attempts, .
[[35mlola[0m][.] 73 EF EXCL 370/742 138/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 40272741 m, 111443 m/sec, 94763967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 364/1120 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 64 attempts, .
[[35mlola[0m][.] 68 EF STEQ 362/2599 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 605/2599 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 97 attempts, .
[[35mlola[0m][.] 73 EF EXCL 375/742 140/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 40797160 m, 104883 m/sec, 96241361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 369/1115 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 65 attempts, .
[[35mlola[0m][.] 68 EF STEQ 367/2594 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 610/2594 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 97 attempts, .
[[35mlola[0m][.] 73 EF EXCL 380/742 142/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 41326642 m, 105896 m/sec, 97747773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 374/1110 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 66 attempts, .
[[35mlola[0m][.] 68 EF STEQ 372/2589 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 615/2589 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 98 attempts, .
[[35mlola[0m][.] 73 EF EXCL 385/742 143/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 41864812 m, 107634 m/sec, 99266974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 379/1105 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 67 attempts, .
[[35mlola[0m][.] 68 EF STEQ 377/2584 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 620/2584 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 99 attempts, .
[[35mlola[0m][.] 73 EF EXCL 390/742 145/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 42408443 m, 108726 m/sec, 100812877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 384/1100 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 68 attempts, .
[[35mlola[0m][.] 68 EF STEQ 382/2579 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 625/2579 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 100 attempts, .
[[35mlola[0m][.] 73 EF EXCL 395/742 147/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 42974043 m, 113120 m/sec, 102386010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 389/1095 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 68 attempts, .
[[35mlola[0m][.] 68 EF STEQ 387/2574 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 630/2574 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 101 attempts, .
[[35mlola[0m][.] 73 EF EXCL 400/742 149/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 43518068 m, 108805 m/sec, 103912705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 394/1090 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 69 attempts, .
[[35mlola[0m][.] 68 EF STEQ 392/2569 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 635/2569 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 101 attempts, .
[[35mlola[0m][.] 73 EF EXCL 405/742 151/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 44075655 m, 111517 m/sec, 105499011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 399/1085 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 70 attempts, .
[[35mlola[0m][.] 68 EF STEQ 397/2564 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 640/2564 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 102 attempts, .
[[35mlola[0m][.] 73 EF EXCL 410/742 153/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 44645196 m, 113908 m/sec, 107116764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 404/1080 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 71 attempts, .
[[35mlola[0m][.] 68 EF STEQ 402/2559 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 645/2559 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 103 attempts, .
[[35mlola[0m][.] 73 EF EXCL 415/742 155/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 45185700 m, 108100 m/sec, 108658244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 409/1075 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 72 attempts, .
[[35mlola[0m][.] 68 EF STEQ 407/2554 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 650/2554 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 104 attempts, .
[[35mlola[0m][.] 73 EF EXCL 420/742 157/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 45748198 m, 112499 m/sec, 110250541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 414/1070 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 73 attempts, .
[[35mlola[0m][.] 68 EF STEQ 412/2549 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 655/2549 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 105 attempts, .
[[35mlola[0m][.] 73 EF EXCL 425/742 158/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 46289523 m, 108265 m/sec, 111825731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 419/1065 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 74 attempts, .
[[35mlola[0m][.] 68 EF STEQ 417/2544 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 660/2544 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 105 attempts, .
[[35mlola[0m][.] 73 EF EXCL 430/742 160/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 46829654 m, 108026 m/sec, 113395205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 424/1060 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 75 attempts, .
[[35mlola[0m][.] 68 EF STEQ 422/2539 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 665/2539 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 106 attempts, .
[[35mlola[0m][.] 73 EF EXCL 435/742 162/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 47356875 m, 105444 m/sec, 114914705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 429/1055 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 75 attempts, .
[[35mlola[0m][.] 68 EF STEQ 427/2534 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 670/2534 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 107 attempts, .
[[35mlola[0m][.] 73 EF EXCL 440/742 164/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 47896223 m, 107869 m/sec, 116475350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 434/1050 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 76 attempts, .
[[35mlola[0m][.] 68 EF STEQ 432/2529 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 675/2529 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 108 attempts, .
[[35mlola[0m][.] 73 EF EXCL 445/742 166/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 48426770 m, 106109 m/sec, 118008145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 439/1045 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 77 attempts, .
[[35mlola[0m][.] 68 EF STEQ 437/2524 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 680/2524 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 109 attempts, .
[[35mlola[0m][.] 73 EF EXCL 450/742 167/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 48969075 m, 108461 m/sec, 119589267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 444/1040 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 78 attempts, .
[[35mlola[0m][.] 68 EF STEQ 442/2519 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 685/2519 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 110 attempts, .
[[35mlola[0m][.] 73 EF EXCL 455/742 169/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 49511396 m, 108464 m/sec, 121189938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 449/1035 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 79 attempts, .
[[35mlola[0m][.] 68 EF STEQ 447/2514 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 690/2514 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 110 attempts, .
[[35mlola[0m][.] 73 EF EXCL 460/742 171/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 50048292 m, 107379 m/sec, 122752232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 454/1030 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 80 attempts, .
[[35mlola[0m][.] 68 EF STEQ 452/2509 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 695/2509 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 111 attempts, .
[[35mlola[0m][.] 73 EF EXCL 465/742 173/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 50595755 m, 109492 m/sec, 124357797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 459/1025 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 81 attempts, .
[[35mlola[0m][.] 68 EF STEQ 457/2504 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 700/2504 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 112 attempts, .
[[35mlola[0m][.] 73 EF EXCL 470/742 175/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 51175069 m, 115862 m/sec, 126047918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 464/1020 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 82 attempts, .
[[35mlola[0m][.] 68 EF STEQ 462/2499 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 705/2499 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 113 attempts, .
[[35mlola[0m][.] 73 EF EXCL 475/742 177/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 51691068 m, 103199 m/sec, 127570817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 469/1015 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 83 attempts, .
[[35mlola[0m][.] 68 EF STEQ 467/2494 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 710/2494 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 114 attempts, .
[[35mlola[0m][.] 73 EF EXCL 480/742 178/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 52215742 m, 104934 m/sec, 129111873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 474/1010 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 83 attempts, .
[[35mlola[0m][.] 68 EF STEQ 472/2489 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 715/2489 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 114 attempts, .
[[35mlola[0m][.] 73 EF EXCL 485/742 180/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 52729062 m, 102664 m/sec, 130624964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 479/1005 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 84 attempts, .
[[35mlola[0m][.] 68 EF STEQ 477/2484 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 720/2484 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 115 attempts, .
[[35mlola[0m][.] 73 EF EXCL 490/742 182/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 53255221 m, 105231 m/sec, 132202364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 484/1000 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 85 attempts, .
[[35mlola[0m][.] 68 EF STEQ 482/2479 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 725/2479 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 116 attempts, .
[[35mlola[0m][.] 73 EF EXCL 495/742 184/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 53795904 m, 108136 m/sec, 133817326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 489/995 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 86 attempts, .
[[35mlola[0m][.] 68 EF STEQ 487/2474 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 730/2474 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 117 attempts, .
[[35mlola[0m][.] 73 EF EXCL 500/742 186/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 54332609 m, 107341 m/sec, 135416988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 494/990 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 87 attempts, .
[[35mlola[0m][.] 68 EF STEQ 492/2469 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 735/2469 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 118 attempts, .
[[35mlola[0m][.] 73 EF EXCL 505/742 187/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 54848443 m, 103166 m/sec, 136971403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 499/985 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 88 attempts, .
[[35mlola[0m][.] 68 EF STEQ 497/2464 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 740/2464 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 118 attempts, .
[[35mlola[0m][.] 73 EF EXCL 510/742 189/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 55403640 m, 111039 m/sec, 138640363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 504/980 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 89 attempts, .
[[35mlola[0m][.] 68 EF STEQ 502/2459 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 745/2459 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 119 attempts, .
[[35mlola[0m][.] 73 EF EXCL 515/742 191/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 55911642 m, 101600 m/sec, 140172465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 509/975 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 90 attempts, .
[[35mlola[0m][.] 68 EF STEQ 507/2454 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 750/2454 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 120 attempts, .
[[35mlola[0m][.] 73 EF EXCL 520/742 193/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 56450225 m, 107716 m/sec, 141795092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 514/970 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 91 attempts, .
[[35mlola[0m][.] 68 EF STEQ 512/2449 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 755/2449 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 121 attempts, .
[[35mlola[0m][.] 73 EF EXCL 525/742 194/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 56973940 m, 104743 m/sec, 143365993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 519/965 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 92 attempts, .
[[35mlola[0m][.] 68 EF STEQ 517/2444 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 760/2444 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 122 attempts, .
[[35mlola[0m][.] 73 EF EXCL 530/742 196/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 57500513 m, 105314 m/sec, 144945760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 524/960 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 93 attempts, .
[[35mlola[0m][.] 68 EF STEQ 522/2439 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 765/2439 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 123 attempts, .
[[35mlola[0m][.] 73 EF EXCL 535/742 198/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 58005289 m, 100955 m/sec, 146473646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 529/955 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 93 attempts, .
[[35mlola[0m][.] 68 EF STEQ 527/2434 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 770/2434 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 123 attempts, .
[[35mlola[0m][.] 73 EF EXCL 540/742 200/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 58528502 m, 104642 m/sec, 148093884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 534/950 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 94 attempts, .
[[35mlola[0m][.] 68 EF STEQ 532/2429 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 775/2429 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 124 attempts, .
[[35mlola[0m][.] 73 EF EXCL 545/742 202/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 59068380 m, 107975 m/sec, 149725243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 539/945 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 95 attempts, .
[[35mlola[0m][.] 68 EF STEQ 537/2424 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 780/2424 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 125 attempts, .
[[35mlola[0m][.] 73 EF EXCL 550/742 203/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 59608225 m, 107969 m/sec, 151360697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 544/940 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 96 attempts, .
[[35mlola[0m][.] 68 EF STEQ 542/2419 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 785/2419 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 126 attempts, .
[[35mlola[0m][.] 73 EF EXCL 555/742 205/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 60135243 m, 105403 m/sec, 152970783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 549/935 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 97 attempts, .
[[35mlola[0m][.] 68 EF STEQ 547/2414 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 790/2414 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 127 attempts, .
[[35mlola[0m][.] 73 EF EXCL 560/742 207/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 60689557 m, 110862 m/sec, 154684949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 554/930 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 98 attempts, .
[[35mlola[0m][.] 68 EF STEQ 552/2409 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 795/2409 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 127 attempts, .
[[35mlola[0m][.] 73 EF EXCL 565/742 209/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 61217826 m, 105653 m/sec, 156305877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 559/925 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 99 attempts, .
[[35mlola[0m][.] 68 EF STEQ 557/2404 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 800/2404 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 128 attempts, .
[[35mlola[0m][.] 73 EF EXCL 570/742 211/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 61762825 m, 108999 m/sec, 157992636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 564/920 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 100 attempts, .
[[35mlola[0m][.] 68 EF STEQ 562/2399 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 805/2399 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 129 attempts, .
[[35mlola[0m][.] 73 EF EXCL 575/742 212/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 62270767 m, 101588 m/sec, 159582710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 569/915 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 101 attempts, .
[[35mlola[0m][.] 68 EF STEQ 567/2394 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 810/2394 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 130 attempts, .
[[35mlola[0m][.] 73 EF EXCL 580/742 214/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 62795964 m, 105039 m/sec, 161222983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 574/910 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 101 attempts, .
[[35mlola[0m][.] 68 EF STEQ 572/2389 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 815/2389 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 131 attempts, .
[[35mlola[0m][.] 73 EF EXCL 585/742 216/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 63318058 m, 104418 m/sec, 162859440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 579/905 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 102 attempts, .
[[35mlola[0m][.] 68 EF STEQ 577/2384 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 820/2384 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 131 attempts, .
[[35mlola[0m][.] 73 EF EXCL 590/742 218/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 63861144 m, 108617 m/sec, 164557108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 584/900 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 103 attempts, .
[[35mlola[0m][.] 68 EF STEQ 582/2379 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 825/2379 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 132 attempts, .
[[35mlola[0m][.] 73 EF EXCL 595/742 220/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 64397687 m, 107308 m/sec, 166234735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 589/895 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 104 attempts, .
[[35mlola[0m][.] 68 EF STEQ 587/2374 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 830/2374 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 133 attempts, .
[[35mlola[0m][.] 73 EF EXCL 600/742 221/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 64941993 m, 108861 m/sec, 167934575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 594/890 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 105 attempts, .
[[35mlola[0m][.] 68 EF STEQ 592/2369 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 835/2369 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 134 attempts, .
[[35mlola[0m][.] 73 EF EXCL 605/742 223/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 65458121 m, 103225 m/sec, 169599864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 599/885 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 106 attempts, .
[[35mlola[0m][.] 68 EF STEQ 597/2364 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 840/2364 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 135 attempts, .
[[35mlola[0m][.] 73 EF EXCL 610/742 225/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 65978983 m, 104172 m/sec, 171257652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 604/880 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 107 attempts, .
[[35mlola[0m][.] 68 EF STEQ 602/2359 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 845/2359 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 135 attempts, .
[[35mlola[0m][.] 73 EF EXCL 615/742 227/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 66512214 m, 106646 m/sec, 172944707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 609/875 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 108 attempts, .
[[35mlola[0m][.] 68 EF STEQ 607/2354 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 850/2354 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 136 attempts, .
[[35mlola[0m][.] 73 EF EXCL 620/742 228/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 67028635 m, 103284 m/sec, 174587560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 614/870 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 109 attempts, .
[[35mlola[0m][.] 68 EF STEQ 612/2349 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 855/2349 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 137 attempts, .
[[35mlola[0m][.] 73 EF EXCL 625/742 230/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 67575043 m, 109281 m/sec, 176337650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 619/865 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 109 attempts, .
[[35mlola[0m][.] 68 EF STEQ 617/2344 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 860/2344 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 138 attempts, .
[[35mlola[0m][.] 73 EF EXCL 630/742 232/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 68127532 m, 110497 m/sec, 178104794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 624/860 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 110 attempts, .
[[35mlola[0m][.] 68 EF STEQ 622/2339 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 865/2339 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 139 attempts, .
[[35mlola[0m][.] 73 EF EXCL 635/742 234/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 68618094 m, 98112 m/sec, 179670460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 629/855 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 111 attempts, .
[[35mlola[0m][.] 68 EF STEQ 627/2334 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 870/2334 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 139 attempts, .
[[35mlola[0m][.] 73 EF EXCL 640/742 236/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 69129908 m, 102362 m/sec, 181305544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 634/850 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 112 attempts, .
[[35mlola[0m][.] 68 EF STEQ 632/2329 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 875/2329 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 140 attempts, .
[[35mlola[0m][.] 73 EF EXCL 645/742 237/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 69630011 m, 100020 m/sec, 182919408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 639/845 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 113 attempts, .
[[35mlola[0m][.] 68 EF STEQ 637/2324 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 880/2324 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 141 attempts, .
[[35mlola[0m][.] 73 EF EXCL 650/742 239/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 70157317 m, 105461 m/sec, 184609902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 644/840 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 114 attempts, .
[[35mlola[0m][.] 68 EF STEQ 642/2319 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 885/2319 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 142 attempts, .
[[35mlola[0m][.] 73 EF EXCL 655/742 241/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 70706479 m, 109832 m/sec, 186389514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 649/835 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 115 attempts, .
[[35mlola[0m][.] 68 EF STEQ 647/2314 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 890/2314 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 143 attempts, .
[[35mlola[0m][.] 73 EF EXCL 660/742 243/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 71218366 m, 102377 m/sec, 188036411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 654/830 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 116 attempts, .
[[35mlola[0m][.] 68 EF STEQ 652/2309 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 895/2309 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 144 attempts, .
[[35mlola[0m][.] 73 EF EXCL 665/742 244/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 71689268 m, 94180 m/sec, 189558367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 659/825 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 117 attempts, .
[[35mlola[0m][.] 68 EF STEQ 657/2304 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 900/2304 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 144 attempts, .
[[35mlola[0m][.] 73 EF EXCL 670/742 246/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 72206998 m, 103546 m/sec, 191269698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 664/820 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 117 attempts, .
[[35mlola[0m][.] 68 EF STEQ 662/2299 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 905/2299 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 145 attempts, .
[[35mlola[0m][.] 73 EF EXCL 675/742 248/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 72737196 m, 106039 m/sec, 193001840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 669/815 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 118 attempts, .
[[35mlola[0m][.] 68 EF STEQ 667/2294 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 910/2294 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 146 attempts, .
[[35mlola[0m][.] 73 EF EXCL 680/742 250/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 73259261 m, 104413 m/sec, 194708124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 674/810 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 119 attempts, .
[[35mlola[0m][.] 68 EF STEQ 672/2289 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 915/2289 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 147 attempts, .
[[35mlola[0m][.] 73 EF EXCL 685/742 251/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 73793985 m, 106944 m/sec, 196445806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 679/805 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 120 attempts, .
[[35mlola[0m][.] 68 EF STEQ 677/2284 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 920/2284 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 148 attempts, .
[[35mlola[0m][.] 73 EF EXCL 690/742 253/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 74306922 m, 102587 m/sec, 198134249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 684/800 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 121 attempts, .
[[35mlola[0m][.] 68 EF STEQ 682/2279 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 925/2279 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 148 attempts, .
[[35mlola[0m][.] 73 EF EXCL 695/742 255/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 74825343 m, 103684 m/sec, 199843069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 689/795 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 122 attempts, .
[[35mlola[0m][.] 68 EF STEQ 687/2274 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 930/2274 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 149 attempts, .
[[35mlola[0m][.] 73 EF EXCL 700/742 257/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 75329939 m, 100919 m/sec, 201488025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 694/790 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 123 attempts, .
[[35mlola[0m][.] 68 EF STEQ 692/2269 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 935/2269 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 150 attempts, .
[[35mlola[0m][.] 73 EF EXCL 705/742 258/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 75834672 m, 100946 m/sec, 203193155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 699/785 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 124 attempts, .
[[35mlola[0m][.] 68 EF STEQ 697/2264 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 940/2264 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 151 attempts, .
[[35mlola[0m][.] 73 EF EXCL 710/742 260/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 76324767 m, 98019 m/sec, 204813271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 704/780 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 124 attempts, .
[[35mlola[0m][.] 68 EF STEQ 702/2259 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 945/2259 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 152 attempts, .
[[35mlola[0m][.] 73 EF EXCL 715/742 262/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 76810711 m, 97188 m/sec, 206449831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 709/775 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 125 attempts, .
[[35mlola[0m][.] 68 EF STEQ 707/2254 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 950/2254 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 152 attempts, .
[[35mlola[0m][.] 73 EF EXCL 720/742 263/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 77326127 m, 103083 m/sec, 208183943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 714/770 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 126 attempts, .
[[35mlola[0m][.] 68 EF STEQ 712/2249 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 955/2249 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 153 attempts, .
[[35mlola[0m][.] 73 EF EXCL 725/742 265/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 77861188 m, 107012 m/sec, 209955300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 719/765 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 127 attempts, .
[[35mlola[0m][.] 68 EF STEQ 717/2244 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 960/2244 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 154 attempts, .
[[35mlola[0m][.] 73 EF EXCL 730/742 267/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 78360709 m, 99904 m/sec, 211641717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 724/760 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 128 attempts, .
[[35mlola[0m][.] 68 EF STEQ 722/2239 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 965/2239 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 155 attempts, .
[[35mlola[0m][.] 73 EF EXCL 735/742 269/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 78882540 m, 104366 m/sec, 213388536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 729/755 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 129 attempts, .
[[35mlola[0m][.] 68 EF STEQ 727/2234 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 970/2234 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 156 attempts, .
[[35mlola[0m][.] 73 EF EXCL 740/742 270/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 79399866 m, 103465 m/sec, 215140461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 73 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 1 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 734/750 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 130 attempts, .
[[35mlola[0m][.] 68 EF STEQ 732/2229 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 975/2229 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 156 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 21 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07
[[35mlola[0m][I] time limit : 741 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 1 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EF FNDP 739/745 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 130 attempts, .
[[35mlola[0m][.] 68 EF STEQ 737/2224 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 980/2224 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 157 attempts, .
[[35mlola[0m][.] 81 EF EXCL 5/741 3/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 707397 m, 141479 m/sec, 914773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 1 1 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 1 2 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 742/2219 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 985/2219 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 158 attempts, .
[[35mlola[0m][.] 81 EF EXCL 10/741 5/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 1425341 m, 143588 m/sec, 1930662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 18 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 132
[[35mlola[0m][I] time used : 744
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 2 0 1 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 747/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 990/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 159 attempts, .
[[35mlola[0m][.] 72 EF STEQ 5/2214 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 sara not yet started (preprocessing).
[[35mlola[0m][.] 81 EF EXCL 15/741 8/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 2088975 m, 132726 m/sec, 2917889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 24 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 2204 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 752/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 69 EF EXCL 0/2204 1/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 106770 m, -13534040 m/sec, 128248 t fired, .
[[35mlola[0m][.] 71 EF FNDP 995/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 160 attempts, .
[[35mlola[0m][.] 81 EF EXCL 20/741 10/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 2741314 m, 130467 m/sec, 3929334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 757/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 69 EF EXCL 5/2204 4/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 906726 m, 159991 m/sec, 1181960 t fired, .
[[35mlola[0m][.] 71 EF FNDP 1000/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 161 attempts, .
[[35mlola[0m][.] 81 EF EXCL 25/556 12/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 3384443 m, 128625 m/sec, 4939407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 69 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 1 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 762/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1005/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 161 attempts, .
[[35mlola[0m][.] 81 EF EXCL 30/556 15/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 4078126 m, 138736 m/sec, 6036615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 18 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 2194 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 767/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1010/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 162 attempts, .
[[35mlola[0m][.] 73 EF EXCL 5/2194 3/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 652356 m, -15749502 m/sec, 1370861 t fired, .
[[35mlola[0m][.] 81 EF EXCL 35/741 17/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 4727711 m, 129917 m/sec, 7093255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 772/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1015/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 163 attempts, .
[[35mlola[0m][.] 73 EF EXCL 10/2194 5/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 1225403 m, 114609 m/sec, 2459392 t fired, .
[[35mlola[0m][.] 81 EF EXCL 40/556 19/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 5376616 m, 129781 m/sec, 8166465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 73 (type EXCL) for LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 777/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1020/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 164 attempts, .
[[35mlola[0m][.] 81 EF EXCL 45/556 22/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 6123888 m, 149454 m/sec, 9413813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 782/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1025/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 165 attempts, .
[[35mlola[0m][.] 81 EF EXCL 50/741 24/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 6914283 m, 158079 m/sec, 10750412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 787/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1030/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 166 attempts, .
[[35mlola[0m][.] 81 EF EXCL 55/741 27/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 7695440 m, 156231 m/sec, 12100812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 792/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1035/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 168 attempts, .
[[35mlola[0m][.] 81 EF EXCL 60/741 30/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 8469599 m, 154831 m/sec, 13458731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 797/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1040/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 169 attempts, .
[[35mlola[0m][.] 81 EF EXCL 65/741 32/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 9234598 m, 152999 m/sec, 14808738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 802/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1045/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 170 attempts, .
[[35mlola[0m][.] 81 EF EXCL 70/741 35/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 9995497 m, 152179 m/sec, 16174141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 807/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1050/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 171 attempts, .
[[35mlola[0m][.] 81 EF EXCL 75/741 37/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 10747859 m, 150472 m/sec, 17558479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 812/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1055/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 172 attempts, .
[[35mlola[0m][.] 81 EF EXCL 80/741 40/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 11496070 m, 149642 m/sec, 18941974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 817/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1060/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 173 attempts, .
[[35mlola[0m][.] 81 EF EXCL 85/741 43/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 12242020 m, 149190 m/sec, 20345477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 822/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1065/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 174 attempts, .
[[35mlola[0m][.] 81 EF EXCL 90/741 45/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 12976559 m, 146907 m/sec, 21761408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 827/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1070/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 175 attempts, .
[[35mlola[0m][.] 81 EF EXCL 95/741 48/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 13703684 m, 145425 m/sec, 23175864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 832/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1075/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 177 attempts, .
[[35mlola[0m][.] 81 EF EXCL 100/741 50/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 14426057 m, 144474 m/sec, 24607450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 837/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1080/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 178 attempts, .
[[35mlola[0m][.] 81 EF EXCL 105/741 53/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 15142705 m, 143329 m/sec, 26036341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 842/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1085/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 179 attempts, .
[[35mlola[0m][.] 81 EF EXCL 110/741 55/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 15854032 m, 142265 m/sec, 27468646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 847/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1090/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 180 attempts, .
[[35mlola[0m][.] 81 EF EXCL 115/741 57/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 16555229 m, 140239 m/sec, 28926563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 852/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1095/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 181 attempts, .
[[35mlola[0m][.] 81 EF EXCL 120/741 60/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 17251533 m, 139260 m/sec, 30397555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 857/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1100/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 182 attempts, .
[[35mlola[0m][.] 81 EF EXCL 125/741 62/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 17937869 m, 137267 m/sec, 31893050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 862/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1105/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 183 attempts, .
[[35mlola[0m][.] 81 EF EXCL 130/741 65/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 18621458 m, 136717 m/sec, 33414158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 867/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1110/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 184 attempts, .
[[35mlola[0m][.] 81 EF EXCL 135/741 67/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 19292050 m, 134118 m/sec, 35016042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 872/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1115/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 186 attempts, .
[[35mlola[0m][.] 81 EF EXCL 140/741 69/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 19954983 m, 132586 m/sec, 36685471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 877/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1120/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 187 attempts, .
[[35mlola[0m][.] 81 EF EXCL 145/741 71/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 20606264 m, 130256 m/sec, 38360606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 882/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1125/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 188 attempts, .
[[35mlola[0m][.] 81 EF EXCL 150/741 74/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 21252842 m, 129315 m/sec, 40051913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 887/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1130/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 189 attempts, .
[[35mlola[0m][.] 81 EF EXCL 155/741 76/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 21898041 m, 129039 m/sec, 41772762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 892/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1135/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 190 attempts, .
[[35mlola[0m][.] 81 EF EXCL 160/741 78/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 22532305 m, 126852 m/sec, 43547702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 897/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1140/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 191 attempts, .
[[35mlola[0m][.] 81 EF EXCL 165/741 80/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 23166730 m, 126885 m/sec, 45292535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 902/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1145/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 192 attempts, .
[[35mlola[0m][.] 81 EF EXCL 170/741 82/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 23800917 m, 126837 m/sec, 47064011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 907/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1150/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 193 attempts, .
[[35mlola[0m][.] 81 EF EXCL 175/741 85/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 24440194 m, 127855 m/sec, 48811589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 912/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1155/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 195 attempts, .
[[35mlola[0m][.] 81 EF EXCL 180/741 87/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 25075250 m, 127011 m/sec, 50580416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 917/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1160/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 196 attempts, .
[[35mlola[0m][.] 81 EF EXCL 185/741 89/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 25711245 m, 127199 m/sec, 52340291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 922/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1165/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 197 attempts, .
[[35mlola[0m][.] 81 EF EXCL 190/741 91/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 26348922 m, 127535 m/sec, 54104815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 927/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1170/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 198 attempts, .
[[35mlola[0m][.] 81 EF EXCL 195/741 93/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 26982214 m, 126658 m/sec, 55902107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 932/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1175/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 199 attempts, .
[[35mlola[0m][.] 81 EF EXCL 200/741 96/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 27608491 m, 125255 m/sec, 57717129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 937/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1180/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 200 attempts, .
[[35mlola[0m][.] 81 EF EXCL 205/741 98/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 28239733 m, 126248 m/sec, 59491446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 942/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1185/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 201 attempts, .
[[35mlola[0m][.] 81 EF EXCL 210/741 100/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 28867402 m, 125533 m/sec, 61298341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 947/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1190/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 203 attempts, .
[[35mlola[0m][.] 81 EF EXCL 215/741 102/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 29497950 m, 126109 m/sec, 63106476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 952/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1195/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 204 attempts, .
[[35mlola[0m][.] 81 EF EXCL 220/741 104/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 30128418 m, 126093 m/sec, 64907972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 957/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1200/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 205 attempts, .
[[35mlola[0m][.] 81 EF EXCL 225/741 106/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 30759136 m, 126143 m/sec, 66718120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 962/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1205/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 206 attempts, .
[[35mlola[0m][.] 81 EF EXCL 230/741 108/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 31382083 m, 124589 m/sec, 68558845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 967/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1210/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 207 attempts, .
[[35mlola[0m][.] 81 EF EXCL 235/741 110/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 32007805 m, 125144 m/sec, 70371349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 972/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1215/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 208 attempts, .
[[35mlola[0m][.] 81 EF EXCL 240/741 113/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 32630130 m, 124465 m/sec, 72216109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 977/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1220/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 209 attempts, .
[[35mlola[0m][.] 81 EF EXCL 245/741 115/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 33252272 m, 124428 m/sec, 74083247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 982/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1225/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 210 attempts, .
[[35mlola[0m][.] 81 EF EXCL 250/741 117/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 33877638 m, 125073 m/sec, 75946065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-00: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-03: AG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-06: EF 0 0 1 0 2 0 1 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-07: EF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] LamportFastMutEx-PT-5-ReachabilityFireability-2024-08: AG 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 68 EF STEQ 987/2956 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 1230/3199 0/5 LamportFastMutEx-PT-5-ReachabilityFireability-2024-06 212 attempts, .
[[35mlola[0m][.] 81 EF EXCL 255/741 119/2000 LamportFastMutEx-PT-5-ReachabilityFireability-2024-07 34497865 m, 124045 m/sec, 77838554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mLamportFastMutEx-PT-5-ReachabilityFireability-2024-09: EF true state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mLamportFastMutEx-PT-5-ReachabilityFireability-2024-11: INITIAL false preprocessing[0m

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-5"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-PT-5, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649613800287"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-5.tgz
mv LamportFastMutEx-PT-5 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;